Daniel Scheller | 4771d83 | 2018-06-19 14:50:09 -0400 | [diff] [blame^] | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 2 | /* |
| 3 | * ddbridge.h: Digital Devices PCIe bridge driver |
| 4 | * |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 5 | * Copyright (C) 2010-2017 Digital Devices GmbH |
| 6 | * Ralph Metzler <rmetzler@digitaldevices.de> |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 7 | * |
| 8 | * This program is free software; you can redistribute it and/or |
| 9 | * modify it under the terms of the GNU General Public License |
| 10 | * version 2 only, as published by the Free Software Foundation. |
| 11 | * |
| 12 | * |
| 13 | * This program is distributed in the hope that it will be useful, |
| 14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 16 | * GNU General Public License for more details. |
| 17 | * |
Sakari Ailus | bcb6331 | 2016-10-28 09:31:20 -0200 | [diff] [blame] | 18 | * To obtain the license, point your browser to |
| 19 | * http://www.gnu.org/copyleft/gpl.html |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 20 | */ |
| 21 | |
| 22 | #ifndef _DDBRIDGE_H_ |
| 23 | #define _DDBRIDGE_H_ |
| 24 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 25 | #include <linux/module.h> |
| 26 | #include <linux/init.h> |
| 27 | #include <linux/interrupt.h> |
| 28 | #include <linux/delay.h> |
| 29 | #include <linux/slab.h> |
| 30 | #include <linux/poll.h> |
| 31 | #include <linux/io.h> |
| 32 | #include <linux/pci.h> |
| 33 | #include <linux/timer.h> |
| 34 | #include <linux/i2c.h> |
| 35 | #include <linux/swab.h> |
| 36 | #include <linux/vmalloc.h> |
| 37 | #include <linux/workqueue.h> |
| 38 | #include <linux/kthread.h> |
| 39 | #include <linux/platform_device.h> |
| 40 | #include <linux/clk.h> |
| 41 | #include <linux/spi/spi.h> |
| 42 | #include <linux/gpio.h> |
| 43 | #include <linux/completion.h> |
| 44 | |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 45 | #include <linux/types.h> |
| 46 | #include <linux/sched.h> |
| 47 | #include <linux/interrupt.h> |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 48 | #include <linux/mutex.h> |
| 49 | #include <asm/dma.h> |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 50 | #include <asm/irq.h> |
| 51 | #include <linux/io.h> |
| 52 | #include <linux/uaccess.h> |
| 53 | |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 54 | #include <linux/dvb/ca.h> |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 55 | #include <linux/socket.h> |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 56 | #include <linux/device.h> |
| 57 | #include <linux/io.h> |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 58 | |
Mauro Carvalho Chehab | fada193 | 2017-12-28 13:03:51 -0500 | [diff] [blame] | 59 | #include <media/dmxdev.h> |
| 60 | #include <media/dvbdev.h> |
| 61 | #include <media/dvb_demux.h> |
| 62 | #include <media/dvb_frontend.h> |
| 63 | #include <media/dvb_ringbuffer.h> |
| 64 | #include <media/dvb_ca_en50221.h> |
| 65 | #include <media/dvb_net.h> |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 66 | |
Daniel Scheller | edcc308 | 2018-04-09 12:47:52 -0400 | [diff] [blame] | 67 | #define DDBRIDGE_VERSION "0.9.33-integrated" |
Daniel Scheller | a96e5ab | 2017-07-29 07:28:36 -0400 | [diff] [blame] | 68 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 69 | #define DDB_MAX_I2C 32 |
| 70 | #define DDB_MAX_PORT 32 |
| 71 | #define DDB_MAX_INPUT 64 |
| 72 | #define DDB_MAX_OUTPUT 32 |
Daniel Scheller | 1b58a5a | 2017-04-09 16:38:25 -0300 | [diff] [blame] | 73 | #define DDB_MAX_LINK 4 |
| 74 | #define DDB_LINK_SHIFT 28 |
| 75 | |
| 76 | #define DDB_LINK_TAG(_x) (_x << DDB_LINK_SHIFT) |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 77 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 78 | struct ddb_regset { |
| 79 | u32 base; |
| 80 | u32 num; |
| 81 | u32 size; |
| 82 | }; |
| 83 | |
| 84 | struct ddb_regmap { |
| 85 | u32 irq_base_i2c; |
| 86 | u32 irq_base_idma; |
| 87 | u32 irq_base_odma; |
| 88 | |
Daniel Scheller | 0937e7e | 2017-08-20 06:41:13 -0400 | [diff] [blame] | 89 | const struct ddb_regset *i2c; |
| 90 | const struct ddb_regset *i2c_buf; |
| 91 | const struct ddb_regset *idma; |
| 92 | const struct ddb_regset *idma_buf; |
| 93 | const struct ddb_regset *odma; |
| 94 | const struct ddb_regset *odma_buf; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 95 | |
Daniel Scheller | 0937e7e | 2017-08-20 06:41:13 -0400 | [diff] [blame] | 96 | const struct ddb_regset *input; |
| 97 | const struct ddb_regset *output; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 98 | |
Daniel Scheller | 0937e7e | 2017-08-20 06:41:13 -0400 | [diff] [blame] | 99 | const struct ddb_regset *channel; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 100 | }; |
| 101 | |
| 102 | struct ddb_ids { |
| 103 | u16 vendor; |
| 104 | u16 device; |
| 105 | u16 subvendor; |
| 106 | u16 subdevice; |
| 107 | |
| 108 | u32 hwid; |
| 109 | u32 regmapid; |
| 110 | u32 devid; |
| 111 | u32 mac; |
| 112 | }; |
Daniel Scheller | e933a6f | 2017-04-09 16:38:26 -0300 | [diff] [blame] | 113 | |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 114 | struct ddb_info { |
| 115 | int type; |
Daniel Scheller | c3eda33 | 2018-04-09 12:47:50 -0400 | [diff] [blame] | 116 | #define DDB_NONE 0 |
| 117 | #define DDB_OCTOPUS 1 |
| 118 | #define DDB_OCTOPUS_CI 2 |
| 119 | #define DDB_OCTOPUS_MAX 5 |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 120 | #define DDB_OCTOPUS_MAX_CT 6 |
Daniel Scheller | c3eda33 | 2018-04-09 12:47:50 -0400 | [diff] [blame] | 121 | #define DDB_OCTOPUS_MCI 9 |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 122 | char *name; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 123 | u32 i2c_mask; |
Daniel Scheller | 07b12de | 2018-06-23 11:36:09 -0400 | [diff] [blame] | 124 | u32 board_control; |
| 125 | u32 board_control_2; |
| 126 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 127 | u8 port_num; |
| 128 | u8 led_num; |
| 129 | u8 fan_num; |
| 130 | u8 temp_num; |
| 131 | u8 temp_bus; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 132 | u8 con_clock; /* use a continuous clock */ |
Daniel Scheller | 1b58a5a | 2017-04-09 16:38:25 -0300 | [diff] [blame] | 133 | u8 ts_quirks; |
| 134 | #define TS_QUIRK_SERIAL 1 |
| 135 | #define TS_QUIRK_REVERSED 2 |
| 136 | #define TS_QUIRK_ALT_OSC 8 |
Daniel Scheller | 07b12de | 2018-06-23 11:36:09 -0400 | [diff] [blame] | 137 | u8 mci_ports; |
| 138 | u8 mci_type; |
| 139 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 140 | u32 tempmon_irq; |
Daniel Scheller | 0937e7e | 2017-08-20 06:41:13 -0400 | [diff] [blame] | 141 | const struct ddb_regmap *regmap; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 142 | }; |
| 143 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 144 | #define DMA_MAX_BUFS 32 /* hardware table limit */ |
| 145 | |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 146 | struct ddb; |
| 147 | struct ddb_port; |
| 148 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 149 | struct ddb_dma { |
| 150 | void *io; |
| 151 | u32 regs; |
| 152 | u32 bufregs; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 153 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 154 | dma_addr_t pbuf[DMA_MAX_BUFS]; |
| 155 | u8 *vbuf[DMA_MAX_BUFS]; |
| 156 | u32 num; |
| 157 | u32 size; |
| 158 | u32 div; |
| 159 | u32 bufval; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 160 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 161 | struct work_struct work; |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 162 | spinlock_t lock; /* DMA lock */ |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 163 | wait_queue_head_t wq; |
| 164 | int running; |
| 165 | u32 stat; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 166 | u32 ctrl; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 167 | u32 cbuf; |
| 168 | u32 coff; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 169 | }; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 170 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 171 | struct ddb_dvb { |
| 172 | struct dvb_adapter *adap; |
| 173 | int adap_registered; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 174 | struct dvb_device *dev; |
Daniel Scheller | 05da943 | 2017-03-29 13:43:13 -0300 | [diff] [blame] | 175 | struct i2c_client *i2c_client[1]; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 176 | struct dvb_frontend *fe; |
| 177 | struct dvb_frontend *fe2; |
| 178 | struct dmxdev dmxdev; |
| 179 | struct dvb_demux demux; |
| 180 | struct dvb_net dvbnet; |
| 181 | struct dmx_frontend hw_frontend; |
| 182 | struct dmx_frontend mem_frontend; |
| 183 | int users; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 184 | u32 attached; |
| 185 | u8 input; |
| 186 | |
| 187 | enum fe_sec_tone_mode tone; |
| 188 | enum fe_sec_voltage voltage; |
| 189 | |
| 190 | int (*i2c_gate_ctrl)(struct dvb_frontend *, int); |
| 191 | int (*set_voltage)(struct dvb_frontend *fe, |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 192 | enum fe_sec_voltage voltage); |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 193 | int (*set_input)(struct dvb_frontend *fe, int input); |
| 194 | int (*diseqc_send_master_cmd)(struct dvb_frontend *fe, |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 195 | struct dvb_diseqc_master_cmd *cmd); |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 196 | }; |
| 197 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 198 | struct ddb_ci { |
| 199 | struct dvb_ca_en50221 en; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 200 | struct ddb_port *port; |
| 201 | u32 nr; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 202 | }; |
| 203 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 204 | struct ddb_io { |
| 205 | struct ddb_port *port; |
| 206 | u32 nr; |
| 207 | u32 regs; |
| 208 | struct ddb_dma *dma; |
| 209 | struct ddb_io *redo; |
| 210 | struct ddb_io *redi; |
| 211 | }; |
| 212 | |
| 213 | #define ddb_output ddb_io |
| 214 | #define ddb_input ddb_io |
| 215 | |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 216 | struct ddb_i2c { |
| 217 | struct ddb *dev; |
| 218 | u32 nr; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 219 | u32 regs; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 220 | u32 link; |
| 221 | struct i2c_adapter adap; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 222 | u32 rbuf; |
| 223 | u32 wbuf; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 224 | u32 bsize; |
| 225 | struct completion completion; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 226 | }; |
| 227 | |
| 228 | struct ddb_port { |
| 229 | struct ddb *dev; |
| 230 | u32 nr; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 231 | u32 pnr; |
| 232 | u32 regs; |
| 233 | u32 lnr; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 234 | struct ddb_i2c *i2c; |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 235 | struct mutex i2c_gate_lock; /* I2C access lock */ |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 236 | u32 class; |
| 237 | #define DDB_PORT_NONE 0 |
| 238 | #define DDB_PORT_CI 1 |
| 239 | #define DDB_PORT_TUNER 2 |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 240 | #define DDB_PORT_LOOP 3 |
| 241 | char *name; |
| 242 | char *type_name; |
| 243 | u32 type; |
Daniel Scheller | ab12397 | 2018-04-09 12:47:47 -0400 | [diff] [blame] | 244 | #define DDB_TUNER_DUMMY 0xffffffff |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 245 | #define DDB_TUNER_NONE 0 |
| 246 | #define DDB_TUNER_DVBS_ST 1 |
| 247 | #define DDB_TUNER_DVBS_ST_AA 2 |
| 248 | #define DDB_TUNER_DVBCT_TR 3 |
| 249 | #define DDB_TUNER_DVBCT_ST 4 |
| 250 | #define DDB_CI_INTERNAL 5 |
| 251 | #define DDB_CI_EXTERNAL_SONY 6 |
| 252 | #define DDB_TUNER_DVBCT2_SONY_P 7 |
| 253 | #define DDB_TUNER_DVBC2T2_SONY_P 8 |
| 254 | #define DDB_TUNER_ISDBT_SONY_P 9 |
| 255 | #define DDB_TUNER_DVBS_STV0910_P 10 |
| 256 | #define DDB_TUNER_MXL5XX 11 |
| 257 | #define DDB_CI_EXTERNAL_XO2 12 |
| 258 | #define DDB_CI_EXTERNAL_XO2_B 13 |
| 259 | #define DDB_TUNER_DVBS_STV0910_PR 14 |
| 260 | #define DDB_TUNER_DVBC2T2I_SONY_P 15 |
Daniel Scheller | e933a6f | 2017-04-09 16:38:26 -0300 | [diff] [blame] | 261 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 262 | #define DDB_TUNER_XO2 32 |
| 263 | #define DDB_TUNER_DVBS_STV0910 (DDB_TUNER_XO2 + 0) |
| 264 | #define DDB_TUNER_DVBCT2_SONY (DDB_TUNER_XO2 + 1) |
| 265 | #define DDB_TUNER_ISDBT_SONY (DDB_TUNER_XO2 + 2) |
| 266 | #define DDB_TUNER_DVBC2T2_SONY (DDB_TUNER_XO2 + 3) |
| 267 | #define DDB_TUNER_ATSC_ST (DDB_TUNER_XO2 + 4) |
| 268 | #define DDB_TUNER_DVBC2T2I_SONY (DDB_TUNER_XO2 + 5) |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 269 | |
Daniel Scheller | 9f269f1 | 2018-06-23 11:36:04 -0400 | [diff] [blame] | 270 | #define DDB_TUNER_MCI 48 |
| 271 | #define DDB_TUNER_MCI_SX8 (DDB_TUNER_MCI + 0) |
| 272 | |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 273 | struct ddb_input *input[2]; |
| 274 | struct ddb_output *output; |
| 275 | struct dvb_ca_en50221 *en; |
Daniel Scheller | e5eaf6f | 2018-03-06 11:39:10 -0500 | [diff] [blame] | 276 | u8 en_freedata; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 277 | struct ddb_dvb dvb[2]; |
| 278 | u32 gap; |
| 279 | u32 obr; |
| 280 | u8 creg; |
| 281 | }; |
| 282 | |
| 283 | #define CM_STARTUP_DELAY 2 |
| 284 | #define CM_AVERAGE 20 |
| 285 | #define CM_GAIN 10 |
| 286 | |
| 287 | #define HW_LSB_SHIFT 12 |
| 288 | #define HW_LSB_MASK 0x1000 |
| 289 | |
| 290 | #define CM_IDLE 0 |
| 291 | #define CM_STARTUP 1 |
| 292 | #define CM_ADJUST 2 |
| 293 | |
| 294 | #define TS_CAPTURE_LEN (4096) |
| 295 | |
Daniel Scheller | bb4cec9 | 2017-07-09 15:42:44 -0400 | [diff] [blame] | 296 | struct ddb_lnb { |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 297 | struct mutex lock; /* lock lnb access */ |
Daniel Scheller | bb4cec9 | 2017-07-09 15:42:44 -0400 | [diff] [blame] | 298 | u32 tone; |
| 299 | enum fe_sec_voltage oldvoltage[4]; |
| 300 | u32 voltage[4]; |
| 301 | u32 voltages; |
| 302 | u32 fmode; |
| 303 | }; |
| 304 | |
Daniel Scheller | 1dda87a | 2018-04-09 12:47:40 -0400 | [diff] [blame] | 305 | struct ddb_irq { |
| 306 | void (*handler)(void *); |
| 307 | void *data; |
| 308 | }; |
| 309 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 310 | struct ddb_link { |
| 311 | struct ddb *dev; |
Daniel Scheller | 66cc3d9 | 2017-08-20 06:41:11 -0400 | [diff] [blame] | 312 | const struct ddb_info *info; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 313 | u32 nr; |
| 314 | u32 regs; |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 315 | spinlock_t lock; /* lock link access */ |
| 316 | struct mutex flash_mutex; /* lock flash access */ |
Daniel Scheller | bb4cec9 | 2017-07-09 15:42:44 -0400 | [diff] [blame] | 317 | struct ddb_lnb lnb; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 318 | struct tasklet_struct tasklet; |
| 319 | struct ddb_ids ids; |
| 320 | |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 321 | spinlock_t temp_lock; /* lock temp chip access */ |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 322 | int overtemperature_error; |
| 323 | u8 temp_tab[11]; |
Daniel Scheller | 1dda87a | 2018-04-09 12:47:40 -0400 | [diff] [blame] | 324 | struct ddb_irq irq[256]; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 325 | }; |
| 326 | |
| 327 | struct ddb { |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 328 | struct pci_dev *pdev; |
| 329 | struct platform_device *pfdev; |
| 330 | struct device *dev; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 331 | |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 332 | int msi; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 333 | struct workqueue_struct *wq; |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 334 | u32 has_dma; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 335 | |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 336 | struct ddb_link link[DDB_MAX_LINK]; |
| 337 | unsigned char __iomem *regs; |
| 338 | u32 regs_len; |
| 339 | u32 port_num; |
| 340 | struct ddb_port port[DDB_MAX_PORT]; |
| 341 | u32 i2c_num; |
| 342 | struct ddb_i2c i2c[DDB_MAX_I2C]; |
| 343 | struct ddb_input input[DDB_MAX_INPUT]; |
| 344 | struct ddb_output output[DDB_MAX_OUTPUT]; |
| 345 | struct dvb_adapter adap[DDB_MAX_INPUT]; |
| 346 | struct ddb_dma idma[DDB_MAX_INPUT]; |
| 347 | struct ddb_dma odma[DDB_MAX_OUTPUT]; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 348 | |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 349 | struct device *ddb_dev; |
| 350 | u32 ddb_dev_users; |
| 351 | u32 nr; |
| 352 | u8 iobuf[1028]; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 353 | |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 354 | u8 leds; |
| 355 | u32 ts_irq; |
| 356 | u32 i2c_irq; |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 357 | |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 358 | struct mutex mutex; /* lock access to global ddb array */ |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 359 | |
Daniel Scheller | 757d78d | 2017-10-15 16:51:51 -0400 | [diff] [blame] | 360 | u8 tsbuf[TS_CAPTURE_LEN]; |
Ralph Metzler | ccad0457 | 2011-07-03 18:23:11 -0300 | [diff] [blame] | 361 | }; |
| 362 | |
Daniel Scheller | a96e5ab | 2017-07-29 07:28:36 -0400 | [diff] [blame] | 363 | /****************************************************************************/ |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 364 | /****************************************************************************/ |
| 365 | /****************************************************************************/ |
| 366 | |
| 367 | int ddbridge_flashread(struct ddb *dev, u32 link, u8 *buf, u32 addr, u32 len); |
| 368 | |
| 369 | /****************************************************************************/ |
Daniel Scheller | a96e5ab | 2017-07-29 07:28:36 -0400 | [diff] [blame] | 370 | |
Daniel Scheller | a96e5ab | 2017-07-29 07:28:36 -0400 | [diff] [blame] | 371 | /* ddbridge-core.c */ |
Daniel Scheller | 1dda87a | 2018-04-09 12:47:40 -0400 | [diff] [blame] | 372 | struct ddb_irq *ddb_irq_set(struct ddb *dev, u32 link, u32 nr, |
| 373 | void (*handler)(void *), void *data); |
Daniel Scheller | a96e5ab | 2017-07-29 07:28:36 -0400 | [diff] [blame] | 374 | void ddb_ports_detach(struct ddb *dev); |
| 375 | void ddb_ports_release(struct ddb *dev); |
| 376 | void ddb_buffers_free(struct ddb *dev); |
| 377 | void ddb_device_destroy(struct ddb *dev); |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 378 | irqreturn_t ddb_irq_handler0(int irq, void *dev_id); |
| 379 | irqreturn_t ddb_irq_handler1(int irq, void *dev_id); |
| 380 | irqreturn_t ddb_irq_handler(int irq, void *dev_id); |
Daniel Scheller | a96e5ab | 2017-07-29 07:28:36 -0400 | [diff] [blame] | 381 | void ddb_ports_init(struct ddb *dev); |
| 382 | int ddb_buffers_alloc(struct ddb *dev); |
| 383 | int ddb_ports_attach(struct ddb *dev); |
| 384 | int ddb_device_create(struct ddb *dev); |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 385 | int ddb_init(struct ddb *dev); |
Daniel Scheller | 8e4eef2 | 2017-08-20 06:41:10 -0400 | [diff] [blame] | 386 | void ddb_unmap(struct ddb *dev); |
Daniel Scheller | 05ed62d | 2018-04-09 12:47:37 -0400 | [diff] [blame] | 387 | int ddb_exit_ddbridge(int stage, int error); |
| 388 | int ddb_init_ddbridge(void); |
Daniel Scheller | a96e5ab | 2017-07-29 07:28:36 -0400 | [diff] [blame] | 389 | |
Daniel Scheller | 22e7438 | 2017-08-12 07:55:52 -0400 | [diff] [blame] | 390 | #endif /* DDBRIDGE_H */ |