blob: 9bd2326bef6ffe613a67853c33593096200452a0 [file] [log] [blame]
Thomas Gleixner2874c5f2019-05-27 08:55:01 +02001/* SPDX-License-Identifier: GPL-2.0-or-later */
Linus Torvalds1da177e2005-04-16 15:20:36 -07002/*
David Gibson8882a4d2005-11-09 13:38:01 +11003 * This control block defines the PACA which defines the processor
4 * specific data for each logical processor on the system.
Linus Torvalds1da177e2005-04-16 15:20:36 -07005 * There are some pointers defined that are utilized by PLIC.
6 *
7 * C 2001 PPC 64 Team, IBM Corp
David Gibson8882a4d2005-11-09 13:38:01 +11008 */
9#ifndef _ASM_POWERPC_PACA_H
10#define _ASM_POWERPC_PACA_H
Arnd Bergmann88ced032005-12-16 22:43:46 +010011#ifdef __KERNEL__
Linus Torvalds1da177e2005-04-16 15:20:36 -070012
Michael Ellerman1426d5a2010-01-28 13:23:22 +000013#ifdef CONFIG_PPC64
14
Michael Neuling2fc251a2015-12-11 09:34:42 +110015#include <linux/string.h>
Benjamin Herrenschmidtdce66702009-07-23 23:15:42 +000016#include <asm/types.h>
17#include <asm/lppaca.h>
18#include <asm/mmu.h>
19#include <asm/page.h>
Nicholas Piggin8c388512017-05-21 23:15:46 +100020#ifdef CONFIG_PPC_BOOK3E
Benjamin Herrenschmidtdce66702009-07-23 23:15:42 +000021#include <asm/exception-64e.h>
Nicholas Piggin8c388512017-05-21 23:15:46 +100022#else
23#include <asm/exception-64s.h>
24#endif
Alexander Graf7e57cba2010-01-08 02:58:03 +010025#ifdef CONFIG_KVM_BOOK3S_64_HANDLER
Alexander Graf2191d652010-04-16 00:11:32 +020026#include <asm/kvm_book3s_asm.h>
Alexander Graf7e57cba2010-01-08 02:58:03 +010027#endif
Christophe Leroyc223c902016-05-17 08:33:46 +020028#include <asm/accounting.h>
Mahesh Salgaonkarfd7bacb2016-05-15 09:44:26 +053029#include <asm/hmi.h>
Gautham R. Shenoye1c1cfe2017-07-21 16:11:37 +053030#include <asm/cpuidle.h>
Paul Mackerras76726912018-03-21 21:32:00 +110031#include <asm/atomic.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070032
Will Deacon420af152019-02-22 14:45:42 +000033#include <asm-generic/mmiowb_types.h>
34
Linus Torvalds1da177e2005-04-16 15:20:36 -070035register struct paca_struct *local_paca asm("r13");
Hugh Dickins048c8bc2006-11-01 05:44:54 +110036
37#if defined(CONFIG_DEBUG_PREEMPT) && defined(CONFIG_SMP)
38extern unsigned int debug_smp_processor_id(void); /* from linux/smp.h */
39/*
40 * Add standard checks that preemption cannot occur when using get_paca():
41 * otherwise the paca_struct it points to may be the wrong one just after.
42 */
43#define get_paca() ((void) debug_smp_processor_id(), local_paca)
44#else
Linus Torvalds1da177e2005-04-16 15:20:36 -070045#define get_paca() local_paca
Hugh Dickins048c8bc2006-11-01 05:44:54 +110046#endif
47
Nicholas Piggin8e0b634b2018-02-14 01:08:11 +100048#ifdef CONFIG_PPC_PSERIES
David Gibson3356bb9f72006-01-13 10:26:42 +110049#define get_lppaca() (get_paca()->lppaca_ptr)
Nicholas Piggin8e0b634b2018-02-14 01:08:11 +100050#endif
51
Michael Neuling2f6093c2006-08-07 16:19:19 +100052#define get_slb_shadow() (get_paca()->slb_shadow_ptr)
Linus Torvalds1da177e2005-04-16 15:20:36 -070053
54struct task_struct;
Linus Torvalds1da177e2005-04-16 15:20:36 -070055
56/*
57 * Defines the layout of the paca.
58 *
59 * This structure is not directly accessed by firmware or the service
Stephen Rothwell30ff2e82008-04-10 16:43:47 +100060 * processor.
Linus Torvalds1da177e2005-04-16 15:20:36 -070061 */
62struct paca_struct {
Nicholas Piggin8e0b634b2018-02-14 01:08:11 +100063#ifdef CONFIG_PPC_PSERIES
Linus Torvalds1da177e2005-04-16 15:20:36 -070064 /*
65 * Because hw_cpu_id, unlike other paca fields, is accessed
66 * routinely from other CPUs (from the IRQ code), we stick to
67 * read-only (after boot) fields in the first cacheline to
68 * avoid cacheline bouncing.
69 */
70
Linus Torvalds1da177e2005-04-16 15:20:36 -070071 struct lppaca *lppaca_ptr; /* Pointer to LpPaca for PLIC */
Nicholas Piggin8e0b634b2018-02-14 01:08:11 +100072#endif /* CONFIG_PPC_PSERIES */
73
Linus Torvalds1da177e2005-04-16 15:20:36 -070074 /*
Jon Mason2ef94812006-01-23 10:58:20 -060075 * MAGIC: the spinlock functions in arch/powerpc/lib/locks.c
Linus Torvalds1da177e2005-04-16 15:20:36 -070076 * load lock_token and paca_index with a single lwz
77 * instruction. They must travel together and be properly
78 * aligned.
79 */
Anton Blanchard54bb7f42013-08-07 02:01:51 +100080#ifdef __BIG_ENDIAN__
Linus Torvalds1da177e2005-04-16 15:20:36 -070081 u16 lock_token; /* Constant 0x8000, used in locks */
82 u16 paca_index; /* Logical processor number */
Anton Blanchard54bb7f42013-08-07 02:01:51 +100083#else
84 u16 paca_index; /* Logical processor number */
85 u16 lock_token; /* Constant 0x8000, used in locks */
86#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070087
Linus Torvalds1da177e2005-04-16 15:20:36 -070088 u64 kernel_toc; /* Kernel TOC address */
Paul Mackerras1f6a93e2008-08-30 11:40:24 +100089 u64 kernelbase; /* Base address of kernel */
90 u64 kernel_msr; /* MSR while running in kernel */
Linus Torvalds1da177e2005-04-16 15:20:36 -070091 void *emergency_sp; /* pointer to emergency stack */
Anton Blanchard7a0268f2006-01-11 13:16:44 +110092 u64 data_offset; /* per cpu data offset */
Linus Torvalds1da177e2005-04-16 15:20:36 -070093 s16 hw_cpu_id; /* Physical processor number */
94 u8 cpu_start; /* At startup, processor spins until */
95 /* this becomes non-zero. */
Michael Neuling1fc711f2010-05-13 19:40:11 +000096 u8 kexec_state; /* set when kexec down has irqs off */
Michael Ellerman4e003742017-10-19 15:08:43 +110097#ifdef CONFIG_PPC_BOOK3S_64
Stephen Rothwelle91948f2007-03-16 17:47:07 +110098 struct slb_shadow *slb_shadow_ptr;
Paul Mackerrascf9efce2010-08-26 19:56:43 +000099 struct dtl_entry *dispatch_log;
100 struct dtl_entry *dispatch_log_end;
Michael Ellerman4e003742017-10-19 15:08:43 +1100101#endif
Sam bobroff1739ea92014-05-21 16:32:38 +1000102 u64 dscr_default; /* per-CPU default DSCR */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700103
Michael Ellerman4e003742017-10-19 15:08:43 +1100104#ifdef CONFIG_PPC_BOOK3S_64
Linus Torvalds1da177e2005-04-16 15:20:36 -0700105 /*
106 * Now, starting in cacheline 2, the exception save areas
107 */
Benjamin Herrenschmidt3c726f82005-11-07 11:06:55 +1100108 /* used for most interrupts/exceptions */
Nicholas Piggin8c388512017-05-21 23:15:46 +1000109 u64 exgen[EX_SIZE] __attribute__((aligned(0x80)));
110 u64 exslb[EX_SIZE]; /* used for SLB/segment table misses
Benjamin Herrenschmidt3c726f82005-11-07 11:06:55 +1100111 * on the linear mapping */
Benjamin Herrenschmidt91c60b52009-06-02 21:17:41 +0000112 /* SLB related definitions */
Paul Mackerrasbf72aeb2006-06-15 10:45:18 +1000113 u16 vmalloc_sllp;
Nicholas Piggin126b11b2018-09-15 01:30:53 +1000114 u8 slb_cache_ptr;
115 u8 stab_rr; /* stab/slb round-robin counter */
Nicholas Piggine15a4fe2018-10-03 00:27:59 +1000116#ifdef CONFIG_DEBUG_VM
117 u8 in_kernel_slb_handler;
118#endif
Nicholas Piggin126b11b2018-09-15 01:30:53 +1000119 u32 slb_used_bitmap; /* Bitmaps for first 32 SLB entries. */
120 u32 slb_kern_bitmap;
Aneesh Kumar K.V735cafc2012-09-10 02:52:54 +0000121 u32 slb_cache[SLB_CACHE_ENTRIES];
Michael Ellerman4e003742017-10-19 15:08:43 +1100122#endif /* CONFIG_PPC_BOOK3S_64 */
Benjamin Herrenschmidt91c60b52009-06-02 21:17:41 +0000123
Benjamin Herrenschmidtdce66702009-07-23 23:15:42 +0000124#ifdef CONFIG_PPC_BOOK3E
Kevin Hao016f8cf2015-03-10 20:41:31 +0800125 u64 exgen[8] __aligned(0x40);
Scott Woodf67f4ef2011-06-22 11:25:42 +0000126 /* Keep pgd in the same cacheline as the start of extlb */
Kevin Hao016f8cf2015-03-10 20:41:31 +0800127 pgd_t *pgd __aligned(0x40); /* Current PGD */
Scott Woodf67f4ef2011-06-22 11:25:42 +0000128 pgd_t *kernel_pgd; /* Kernel PGD */
Scott Wood28efc352013-10-11 19:22:38 -0500129
130 /* Shared by all threads of a core -- points to tcd of first thread */
131 struct tlb_core_data *tcd_ptr;
132
Scott Wood609af382014-03-10 17:29:38 -0500133 /*
134 * We can have up to 3 levels of reentrancy in the TLB miss handler,
135 * in each of four exception levels (normal, crit, mcheck, debug).
136 */
137 u64 extlb[12][EX_TLB_SIZE / sizeof(u64)];
Benjamin Herrenschmidtdce66702009-07-23 23:15:42 +0000138 u64 exmc[8]; /* used for machine checks */
139 u64 excrit[8]; /* used for crit interrupts */
140 u64 exdbg[8]; /* used for debug interrupts */
141
142 /* Kernel stack pointers for use by special exceptions */
143 void *mc_kstack;
144 void *crit_kstack;
145 void *dbg_kstack;
Scott Wood28efc352013-10-11 19:22:38 -0500146
147 struct tlb_core_data tcd;
Benjamin Herrenschmidtdce66702009-07-23 23:15:42 +0000148#endif /* CONFIG_PPC_BOOK3E */
149
Michael Ellerman54be0b92018-10-02 23:56:39 +1000150#ifdef CONFIG_PPC_BOOK3S
151 mm_context_id_t mm_ctx_id;
152#ifdef CONFIG_PPC_MM_SLICES
153 unsigned char mm_ctx_low_slices_psize[BITS_PER_LONG / BITS_PER_BYTE];
154 unsigned char mm_ctx_high_slices_psize[SLICE_ARRAY_SIZE];
155 unsigned long mm_ctx_slb_addr_limit;
156#else
157 u16 mm_ctx_user_psize;
158 u16 mm_ctx_sllp;
159#endif
160#endif
161
Linus Torvalds1da177e2005-04-16 15:20:36 -0700162 /*
163 * then miscellaneous read-write fields
164 */
165 struct task_struct *__current; /* Pointer to current */
166 u64 kstack; /* Saved Kernel stack addr */
Michael Ellerman7b087292018-05-02 23:07:26 +1000167 u64 saved_r1; /* r1 save for RTAS calls or PM or EE=0 */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700168 u64 saved_msr; /* MSR saved here by enter_rtas */
Olof Johansson68730402007-04-24 01:11:55 +1000169 u16 trap_save; /* Used when bad stack is encountered */
Madhavan Srinivasan4e26bc42017-12-20 09:25:50 +0530170 u8 irq_soft_mask; /* mask for irq soft masking */
Benjamin Herrenschmidt7230c562012-03-06 18:27:59 +1100171 u8 irq_happened; /* irq happened while soft-disabled */
Peter Zijlstrae360adb2010-10-14 14:01:34 +0800172 u8 irq_work_pending; /* IRQ_WORK interrupt while soft-disable */
Nicholas Piggin8e0b634b2018-02-14 01:08:11 +1000173#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
174 u8 pmcregs_in_use; /* pseries puts this in lppaca */
175#endif
Scott Wood9d378df2014-03-10 17:29:38 -0500176 u64 sprg_vdso; /* Saved user-visible sprg */
Michael Neulingafc07702013-02-13 16:21:34 +0000177#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
178 u64 tm_scratch; /* TM scratch area for reclaim */
179#endif
Paul Mackerrasc6622f62006-02-24 10:06:59 +1100180
Shreyas B. Prabhu7cba1602014-12-10 00:26:52 +0530181#ifdef CONFIG_PPC_POWERNV
Nicholas Piggin10d91612019-04-13 00:30:52 +1000182 /* PowerNV idle fields */
183 /* PNV_CORE_IDLE_* bits, all siblings work on thread 0 paca */
184 unsigned long idle_state;
185 union {
186 /* P7/P8 specific fields */
187 struct {
188 /* PNV_THREAD_RUNNING/NAP/SLEEP */
189 u8 thread_idle_state;
190 /* Mask to denote subcore sibling threads */
191 u8 subcore_sibling_mask;
192 };
Gautham R. Shenoye1c1cfe2017-07-21 16:11:37 +0530193
Nicholas Piggin10d91612019-04-13 00:30:52 +1000194 /* P9 specific fields */
195 struct {
196#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
197 /* The PSSCR value that the kernel requested before going to stop */
198 u64 requested_psscr;
199 /* Flag to request this thread not to stop */
200 atomic_t dont_stop;
201#endif
202 };
203 };
Shreyas B. Prabhu7cba1602014-12-10 00:26:52 +0530204#endif
205
Michael Ellerman4e003742017-10-19 15:08:43 +1100206#ifdef CONFIG_PPC_BOOK3S_64
Nicholas Piggina3d96f72016-12-20 04:30:04 +1000207 /* Non-maskable exceptions that are not performance critical */
Nicholas Piggin8c388512017-05-21 23:15:46 +1000208 u64 exnmi[EX_SIZE]; /* used for system reset (nmi) */
209 u64 exmc[EX_SIZE]; /* used for machine checks */
Nicholas Piggina3d96f72016-12-20 04:30:04 +1000210#endif
Mahesh Salgaonkar729b0f72013-10-30 20:04:00 +0530211#ifdef CONFIG_PPC_BOOK3S_64
Nicholas Pigginb1ee8a32016-12-20 04:30:06 +1000212 /* Exclusive stacks for system reset and machine check exception. */
213 void *nmi_emergency_sp;
Mahesh Salgaonkar729b0f72013-10-30 20:04:00 +0530214 void *mc_emergency_sp;
Nicholas Pigginc4f3b522016-12-20 04:30:05 +1000215
216 u16 in_nmi; /* In nmi handler */
217
Mahesh Salgaonkar729b0f72013-10-30 20:04:00 +0530218 /*
219 * Flag to check whether we are in machine check early handler
220 * and already using emergency stack.
221 */
222 u16 in_mce;
Nicholas Pigginc4f3b522016-12-20 04:30:05 +1000223 u8 hmi_event_available; /* HMI event is available */
Michael Neuling50803322017-09-15 15:25:48 +1000224 u8 hmi_p9_special_emu; /* HMI P9 special emulation */
Mahesh Salgaonkar729b0f72013-10-30 20:04:00 +0530225#endif
Naveen N. Raoea678ac2018-04-19 12:34:00 +0530226 u8 ftrace_enabled; /* Hard disable ftrace */
Benjamin Herrenschmidted79ba92011-09-19 17:45:04 +0000227
Paul Mackerrasc6622f62006-02-24 10:06:59 +1100228 /* Stuff for accurate time accounting */
Christophe Leroyc223c902016-05-17 08:33:46 +0200229 struct cpu_accounting_data accounting;
Paul Mackerrascf9efce2010-08-26 19:56:43 +0000230 u64 dtl_ridx; /* read index in dispatch log */
231 struct dtl_entry *dtl_curr; /* pointer corresponding to dtl_ridx */
Alexander Graf4b7ae552009-10-30 05:47:22 +0000232
Alexander Grafc14dea02010-04-16 00:11:41 +0200233#ifdef CONFIG_KVM_BOOK3S_HANDLER
Aneesh Kumar K.V7aa79932013-10-07 22:17:51 +0530234#ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
Alexander Graf7e57cba2010-01-08 02:58:03 +0100235 /* We use this to store guest state in */
236 struct kvmppc_book3s_shadow_vcpu shadow_vcpu;
Paul Mackerrasde56a942011-06-29 00:21:34 +0000237#endif
Paul Mackerras3c42bf82011-06-29 00:20:58 +0000238 struct kvmppc_host_state kvm_hstate;
Paolo Bonzini7c379522016-08-11 15:07:43 +0200239#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
240 /*
241 * Bitmap for sibling subcore status. See kvm/book3s_hv_ras.c for
242 * more details
243 */
244 struct sibling_subcore_state *sibling_subcore_state;
245#endif
Alexander Graf4b7ae552009-10-30 05:47:22 +0000246#endif
Michael Ellermanaa8a5e02018-01-10 03:07:15 +1100247#ifdef CONFIG_PPC_BOOK3S_64
248 /*
249 * rfi fallback flush must be in its own cacheline to prevent
250 * other paca data leaking into the L1d
251 */
252 u64 exrfi[EX_SIZE] __aligned(0x80);
253 void *rfi_flush_fallback_area;
Nicholas Pigginbdcb1ae2018-01-17 23:58:18 +1000254 u64 l1d_flush_size;
Michael Ellermanaa8a5e02018-01-10 03:07:15 +1100255#endif
Mahesh Salgaonkar94675cc2018-07-04 23:27:21 +0530256#ifdef CONFIG_PPC_PSERIES
257 u8 *mce_data_buf; /* buffer to hold per cpu rtas errlog */
258#endif /* CONFIG_PPC_PSERIES */
Mahesh Salgaonkarc6d15252018-09-11 19:57:15 +0530259
260#ifdef CONFIG_PPC_BOOK3S_64
261 /* Capture SLB related old contents in MCE handler. */
262 struct slb_entry *mce_faulty_slbs;
263 u16 slb_save_cache_ptr;
264#endif /* CONFIG_PPC_BOOK3S_64 */
Christophe Leroy06ec27ae2018-09-27 07:05:55 +0000265#ifdef CONFIG_STACKPROTECTOR
266 unsigned long canary;
267#endif
Will Deacon420af152019-02-22 14:45:42 +0000268#ifdef CONFIG_MMIOWB
269 struct mmiowb_state mmiowb_state;
270#endif
Nicholas Piggind2e60072018-02-14 01:08:12 +1000271} ____cacheline_aligned;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700272
Michael Ellerman54be0b92018-10-02 23:56:39 +1000273extern void copy_mm_to_paca(struct mm_struct *mm);
Nicholas Piggind2e60072018-02-14 01:08:12 +1000274extern struct paca_struct **paca_ptrs;
Michael Ellerman1426d5a2010-01-28 13:23:22 +0000275extern void initialise_paca(struct paca_struct *new_paca, int cpu);
Matt Evansfc53b422010-07-07 21:55:37 +0000276extern void setup_paca(struct paca_struct *new_paca);
Nicholas Piggin59f57772018-02-14 01:08:19 +1000277extern void allocate_paca_ptrs(void);
278extern void allocate_paca(int cpu);
Michael Ellerman1426d5a2010-01-28 13:23:22 +0000279extern void free_unused_pacas(void);
280
281#else /* CONFIG_PPC64 */
282
Nicholas Piggin59f57772018-02-14 01:08:19 +1000283static inline void allocate_paca_ptrs(void) { };
284static inline void allocate_paca(int cpu) { };
Michael Ellerman1426d5a2010-01-28 13:23:22 +0000285static inline void free_unused_pacas(void) { };
286
287#endif /* CONFIG_PPC64 */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700288
Arnd Bergmann88ced032005-12-16 22:43:46 +0100289#endif /* __KERNEL__ */
David Gibson8882a4d2005-11-09 13:38:01 +1100290#endif /* _ASM_POWERPC_PACA_H */