blob: ebfe4cb3d9125056a5abcd867d6342d44ba0d3a7 [file] [log] [blame]
Thomas Gleixnerd2912cb2019-06-04 10:11:33 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Nicolas Pitrefadab092005-11-01 19:52:24 +00002/*
3 * linux/arch/arm/lib/copy_to_user.S
4 *
5 * Author: Nicolas Pitre
6 * Created: Sep 29, 2005
7 * Copyright: MontaVista Software, Inc.
Nicolas Pitrefadab092005-11-01 19:52:24 +00008 */
9
10#include <linux/linkage.h>
11#include <asm/assembler.h>
Lin Yongting279f4872014-11-26 14:38:33 +010012#include <asm/unwind.h>
Nicolas Pitrefadab092005-11-01 19:52:24 +000013
14/*
15 * Prototype:
16 *
Russell King3fba7e22015-08-19 11:02:28 +010017 * size_t arm_copy_to_user(void *to, const void *from, size_t n)
Nicolas Pitrefadab092005-11-01 19:52:24 +000018 *
19 * Purpose:
20 *
21 * copy a block to user memory from kernel memory
22 *
23 * Params:
24 *
25 * to = user memory
26 * from = kernel memory
27 * n = number of bytes to copy
28 *
29 * Return value:
30 *
31 * Number of bytes NOT copied.
32 */
33
Catalin Marinas8b592782009-07-24 12:32:57 +010034#define LDR1W_SHIFT 0
Catalin Marinas8b592782009-07-24 12:32:57 +010035
Nicolas Pitrefadab092005-11-01 19:52:24 +000036 .macro ldr1w ptr reg abort
Catalin Marinas8b592782009-07-24 12:32:57 +010037 W(ldr) \reg, [\ptr], #4
Nicolas Pitrefadab092005-11-01 19:52:24 +000038 .endm
39
40 .macro ldr4w ptr reg1 reg2 reg3 reg4 abort
41 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4}
42 .endm
43
44 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
45 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
46 .endm
47
48 .macro ldr1b ptr reg cond=al abort
Stefan Agnera2163762019-02-18 00:54:36 +010049 ldrb\cond \reg, [\ptr], #1
Nicolas Pitrefadab092005-11-01 19:52:24 +000050 .endm
51
Vincent Whitchurchf4418822018-11-09 10:09:48 +010052#ifdef CONFIG_CPU_USE_DOMAINS
53
54#ifndef CONFIG_THUMB2_KERNEL
55#define STR1W_SHIFT 0
56#else
57#define STR1W_SHIFT 1
58#endif
59
Nicolas Pitrefadab092005-11-01 19:52:24 +000060 .macro str1w ptr reg abort
Catalin Marinas8b592782009-07-24 12:32:57 +010061 strusr \reg, \ptr, 4, abort=\abort
Nicolas Pitrefadab092005-11-01 19:52:24 +000062 .endm
63
64 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
65 str1w \ptr, \reg1, \abort
66 str1w \ptr, \reg2, \abort
67 str1w \ptr, \reg3, \abort
68 str1w \ptr, \reg4, \abort
69 str1w \ptr, \reg5, \abort
70 str1w \ptr, \reg6, \abort
71 str1w \ptr, \reg7, \abort
72 str1w \ptr, \reg8, \abort
73 .endm
74
Vincent Whitchurchf4418822018-11-09 10:09:48 +010075#else
76
77#define STR1W_SHIFT 0
78
79 .macro str1w ptr reg abort
80 USERL(\abort, W(str) \reg, [\ptr], #4)
81 .endm
82
83 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
84 USERL(\abort, stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8})
85 .endm
86
87#endif /* CONFIG_CPU_USE_DOMAINS */
88
Nicolas Pitrefadab092005-11-01 19:52:24 +000089 .macro str1b ptr reg cond=al abort
Catalin Marinas8b592782009-07-24 12:32:57 +010090 strusr \reg, \ptr, 1, \cond, abort=\abort
Nicolas Pitrefadab092005-11-01 19:52:24 +000091 .endm
92
93 .macro enter reg1 reg2
94 mov r3, #0
95 stmdb sp!, {r0, r2, r3, \reg1, \reg2}
96 .endm
97
Lin Yongting279f4872014-11-26 14:38:33 +010098 .macro usave reg1 reg2
99 UNWIND( .save {r0, r2, r3, \reg1, \reg2} )
100 .endm
101
Nicolas Pitrefadab092005-11-01 19:52:24 +0000102 .macro exit reg1 reg2
103 add sp, sp, #8
104 ldmfd sp!, {r0, \reg1, \reg2}
105 .endm
106
107 .text
108
Nicolas Pitrea1f98842009-03-08 22:34:45 -0400109ENTRY(__copy_to_user_std)
Russell King3fba7e22015-08-19 11:02:28 +0100110WEAK(arm_copy_to_user)
Julien Thierrya1d09e02018-09-11 10:15:12 +0100111#ifdef CONFIG_CPU_SPECTRE
112 get_thread_info r3
113 ldr r3, [r3, #TI_ADDR_LIMIT]
114 uaccess_mask_range_ptr r0, r2, r3, ip
115#endif
Nicolas Pitrefadab092005-11-01 19:52:24 +0000116
117#include "copy_template.S"
118
Russell King3fba7e22015-08-19 11:02:28 +0100119ENDPROC(arm_copy_to_user)
Catalin Marinase814d822010-05-07 10:52:32 +0100120ENDPROC(__copy_to_user_std)
Catalin Marinas93ed3972008-08-28 11:22:32 +0100121
Ard Biesheuvelc4a84ae2015-03-24 10:41:09 +0100122 .pushsection .text.fixup,"ax"
Nicolas Pitrefadab092005-11-01 19:52:24 +0000123 .align 0
124 copy_abort_preamble
125 ldmfd sp!, {r1, r2, r3}
126 sub r0, r0, r1
127 rsb r0, r0, r2
128 copy_abort_end
Russell King42604152010-04-19 10:15:03 +0100129 .popsection