blob: 5f693ac77a0df2a979f0ec2d75717d81397bbead [file] [log] [blame]
John Crispin171bb2f2011-03-30 09:27:47 +02001/*
2 * This program is free software; you can redistribute it and/or modify it
3 * under the terms of the GNU General Public License version 2 as published
4 * by the Free Software Foundation.
5 *
John Crispin97b92102016-05-05 09:57:56 +02006 * Copyright (C) 2010 John Crispin <john@phrozen.org>
John Crispin171bb2f2011-03-30 09:27:47 +02007 */
8
John Crispin4af92e72011-11-10 21:33:07 +01009#include <linux/export.h>
John Crispin171bb2f2011-03-30 09:27:47 +020010#include <linux/clk.h>
John Crispina9188bc2012-07-22 08:56:00 +020011#include <linux/bootmem.h>
John Crispina0392222012-04-13 20:56:13 +020012#include <linux/of_platform.h>
John Crispina9188bc2012-07-22 08:56:00 +020013#include <linux/of_fdt.h>
14
John Crispin171bb2f2011-03-30 09:27:47 +020015#include <asm/bootinfo.h>
16#include <asm/time.h>
Rob Herring089a49b2013-09-07 14:58:54 -050017#include <asm/prom.h>
John Crispin171bb2f2011-03-30 09:27:47 +020018
19#include <lantiq.h>
20
21#include "prom.h"
22#include "clk.h"
23
John Crispina0392222012-04-13 20:56:13 +020024/* access to the ebu needs to be locked between different drivers */
25DEFINE_SPINLOCK(ebu_lock);
26EXPORT_SYMBOL_GPL(ebu_lock);
John Crispin171bb2f2011-03-30 09:27:47 +020027
John Crispina0392222012-04-13 20:56:13 +020028/*
29 * this struct is filled by the soc specific detection code and holds
30 * information about the specific soc type, revision and name
31 */
32static struct ltq_soc_info soc_info;
John Crispin171bb2f2011-03-30 09:27:47 +020033
John Crispin171bb2f2011-03-30 09:27:47 +020034const char *get_system_type(void)
35{
36 return soc_info.sys_type;
37}
38
John Crispine8b8ca82014-09-10 22:29:21 +020039int ltq_soc_type(void)
40{
41 return soc_info.type;
42}
43
Aaro Koskinenaa816c12015-02-26 01:31:04 +020044void __init prom_free_prom_memory(void)
John Crispin171bb2f2011-03-30 09:27:47 +020045{
46}
47
48static void __init prom_init_cmdline(void)
49{
50 int argc = fw_arg0;
51 char **argv = (char **) KSEG1ADDR(fw_arg1);
52 int i;
53
Thomas Langer730fa032012-05-02 12:27:39 +020054 arcs_cmdline[0] = '\0';
John Crispin171bb2f2011-03-30 09:27:47 +020055
Thomas Langer730fa032012-05-02 12:27:39 +020056 for (i = 0; i < argc; i++) {
57 char *p = (char *) KSEG1ADDR(argv[i]);
58
59 if (CPHYSADDR(p) && *p) {
John Crispin171bb2f2011-03-30 09:27:47 +020060 strlcat(arcs_cmdline, p, sizeof(arcs_cmdline));
61 strlcat(arcs_cmdline, " ", sizeof(arcs_cmdline));
62 }
63 }
64}
65
John Crispina0392222012-04-13 20:56:13 +020066void __init plat_mem_setup(void)
67{
Hauke Mehrtens84f47cf2016-03-19 18:28:51 +010068 void *dtb;
69
John Crispina0392222012-04-13 20:56:13 +020070 ioport_resource.start = IOPORT_RESOURCE_START;
71 ioport_resource.end = IOPORT_RESOURCE_END;
72 iomem_resource.start = IOMEM_RESOURCE_START;
73 iomem_resource.end = IOMEM_RESOURCE_END;
74
75 set_io_port_base((unsigned long) KSEG1);
76
Hauke Mehrtens84f47cf2016-03-19 18:28:51 +010077 if (fw_arg0 == -2) /* UHI interface */
78 dtb = (void *)fw_arg1;
79 else if (__dtb_start != __dtb_end)
80 dtb = (void *)__dtb_start;
81 else
82 panic("no dtb found");
83
John Crispina0392222012-04-13 20:56:13 +020084 /*
Hauke Mehrtens84f47cf2016-03-19 18:28:51 +010085 * Load the devicetree. This causes the chosen node to be
John Crispina0392222012-04-13 20:56:13 +020086 * parsed resulting in our memory appearing
87 */
Hauke Mehrtens84f47cf2016-03-19 18:28:51 +010088 __dt_setup_arch(dtb);
John Crispina0392222012-04-13 20:56:13 +020089}
90
John Crispina9188bc2012-07-22 08:56:00 +020091void __init device_tree_init(void)
92{
Rob Herring10fbdaa2014-04-02 17:50:19 -050093 unflatten_and_copy_device_tree();
John Crispina9188bc2012-07-22 08:56:00 +020094}
95
John Crispin171bb2f2011-03-30 09:27:47 +020096void __init prom_init(void)
97{
John Crispina0392222012-04-13 20:56:13 +020098 /* call the soc specific detetcion code and get it to fill soc_info */
John Crispin171bb2f2011-03-30 09:27:47 +020099 ltq_soc_detect(&soc_info);
John Crispina0392222012-04-13 20:56:13 +0200100 snprintf(soc_info.sys_type, LTQ_SYS_TYPE_LEN - 1, "%s rev %s",
101 soc_info.name, soc_info.rev_type);
John Crispin171bb2f2011-03-30 09:27:47 +0200102 soc_info.sys_type[LTQ_SYS_TYPE_LEN - 1] = '\0';
103 pr_info("SoC: %s\n", soc_info.sys_type);
104 prom_init_cmdline();
John Crispina8d096e2012-04-30 11:33:05 +0200105
106#if defined(CONFIG_MIPS_MT_SMP)
107 if (register_vsmp_smp_ops())
108 panic("failed to register_vsmp_smp_ops()");
109#endif
John Crispin171bb2f2011-03-30 09:27:47 +0200110}
John Crispina0392222012-04-13 20:56:13 +0200111
112int __init plat_of_setup(void)
113{
Kevin Cernekee84988c02014-10-20 21:28:02 -0700114 return __dt_register_buses(soc_info.compatible, "simple-bus");
John Crispina0392222012-04-13 20:56:13 +0200115}
116
117arch_initcall(plat_of_setup);