blob: 611ded664d612aa7bc08c95102ede5f8232e8387 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/kernel/debug.S
3 *
4 * Copyright (C) 1994-1999 Russell King
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * 32-bit debugging code
11 */
Linus Torvalds1da177e2005-04-16 15:20:36 -070012#include <linux/linkage.h>
Rob Herring6f6f6a72012-03-10 10:30:31 -060013#include <asm/assembler.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070014
15 .text
16
17/*
18 * Some debugging routines (useful if you've got MM problems and
19 * printk isn't working). For DEBUGGING ONLY!!! Do not leave
20 * references to these in a production kernel!
21 */
22
Rob Herring91a9fec2012-08-31 00:03:46 -050023#if !defined(CONFIG_DEBUG_SEMIHOSTING)
24#include CONFIG_DEBUG_LL_INCLUDE
25#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070026
Jeremy Kerr0ea12932010-07-06 18:30:06 +080027#ifdef CONFIG_MMU
28 .macro addruart_current, rx, tmp1, tmp2
Nicolas Pitre639da5e2011-08-31 22:55:46 -040029 addruart \tmp1, \tmp2, \rx
Jeremy Kerr0ea12932010-07-06 18:30:06 +080030 mrc p15, 0, \rx, c1, c0
31 tst \rx, #1
32 moveq \rx, \tmp1
33 movne \rx, \tmp2
34 .endm
35
36#else /* !CONFIG_MMU */
37 .macro addruart_current, rx, tmp1, tmp2
Stefan Agner7505f042015-05-20 00:03:50 +020038 addruart \rx, \tmp1, \tmp2
Jeremy Kerr0ea12932010-07-06 18:30:06 +080039 .endm
40
41#endif /* CONFIG_MMU */
42
Linus Torvalds1da177e2005-04-16 15:20:36 -070043/*
44 * Useful debugging routines
45 */
46ENTRY(printhex8)
47 mov r1, #8
48 b printhex
Catalin Marinas93ed3972008-08-28 11:22:32 +010049ENDPROC(printhex8)
Linus Torvalds1da177e2005-04-16 15:20:36 -070050
51ENTRY(printhex4)
52 mov r1, #4
53 b printhex
Catalin Marinas93ed3972008-08-28 11:22:32 +010054ENDPROC(printhex4)
Linus Torvalds1da177e2005-04-16 15:20:36 -070055
56ENTRY(printhex2)
57 mov r1, #2
Nicolas Pitree11d1312017-10-06 19:36:58 +010058printhex: adr r2, hexbuf_rel
59 ldr r3, [r2]
60 add r2, r2, r3
Linus Torvalds1da177e2005-04-16 15:20:36 -070061 add r3, r2, r1
62 mov r1, #0
63 strb r1, [r3]
641: and r1, r0, #15
65 mov r0, r0, lsr #4
66 cmp r1, #10
67 addlt r1, r1, #'0'
68 addge r1, r1, #'a' - 10
69 strb r1, [r3, #-1]!
70 teq r3, r2
71 bne 1b
72 mov r0, r2
73 b printascii
Catalin Marinas93ed3972008-08-28 11:22:32 +010074ENDPROC(printhex2)
Linus Torvalds1da177e2005-04-16 15:20:36 -070075
Nicolas Pitree11d1312017-10-06 19:36:58 +010076 .pushsection .bss
77hexbuf_addr: .space 16
78 .popsection
79 .align
80hexbuf_rel: .long hexbuf_addr - .
Afzal Mohammedb55fa182011-10-20 19:32:07 +010081
Linus Torvalds1da177e2005-04-16 15:20:36 -070082 .ltorg
83
Nicolas Pitre9b5a1462012-02-22 21:58:03 +010084#ifndef CONFIG_DEBUG_SEMIHOSTING
85
Linus Torvalds1da177e2005-04-16 15:20:36 -070086ENTRY(printascii)
Jeremy Kerr0ea12932010-07-06 18:30:06 +080087 addruart_current r3, r1, r2
Nicolas Pitre2a14b802017-11-02 21:58:41 +0100881: teq r0, #0
Linus Torvalds1da177e2005-04-16 15:20:36 -070089 ldrneb r1, [r0], #1
90 teqne r1, #0
Nicolas Pitre2a14b802017-11-02 21:58:41 +010091 reteq lr
922: teq r1, #'\n'
93 bne 3f
94 mov r1, #'\r'
95 waituart r2, r3
96 senduart r1, r3
97 busyuart r2, r3
98 mov r1, #'\n'
993: waituart r2, r3
100 senduart r1, r3
101 busyuart r2, r3
102 b 1b
Catalin Marinas93ed3972008-08-28 11:22:32 +0100103ENDPROC(printascii)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700104
105ENTRY(printch)
Jeremy Kerr0ea12932010-07-06 18:30:06 +0800106 addruart_current r3, r1, r2
Linus Torvalds1da177e2005-04-16 15:20:36 -0700107 mov r1, r0
108 mov r0, #0
Nicolas Pitre2a14b802017-11-02 21:58:41 +0100109 b 2b
Catalin Marinas93ed3972008-08-28 11:22:32 +0100110ENDPROC(printch)
Nicolas Pitre9b5a1462012-02-22 21:58:03 +0100111
Uwe Kleine-Königa73b59c2013-01-16 15:32:06 +0100112#ifdef CONFIG_MMU
Rob Herringe5c5f2a2012-10-22 11:42:54 -0600113ENTRY(debug_ll_addr)
114 addruart r2, r3, ip
115 str r2, [r0]
116 str r3, [r1]
Russell King6ebbf2c2014-06-30 16:29:12 +0100117 ret lr
Rob Herringe5c5f2a2012-10-22 11:42:54 -0600118ENDPROC(debug_ll_addr)
Uwe Kleine-Königa73b59c2013-01-16 15:32:06 +0100119#endif
Rob Herringe5c5f2a2012-10-22 11:42:54 -0600120
Nicolas Pitre9b5a1462012-02-22 21:58:03 +0100121#else
122
123ENTRY(printascii)
124 mov r1, r0
125 mov r0, #0x04 @ SYS_WRITE0
126 ARM( svc #0x123456 )
127 THUMB( svc #0xab )
Russell King6ebbf2c2014-06-30 16:29:12 +0100128 ret lr
Nicolas Pitre9b5a1462012-02-22 21:58:03 +0100129ENDPROC(printascii)
130
131ENTRY(printch)
Nicolas Pitree11d1312017-10-06 19:36:58 +0100132 adr r1, hexbuf_rel
133 ldr r2, [r1]
134 add r1, r1, r2
Nicolas Pitre9b5a1462012-02-22 21:58:03 +0100135 strb r0, [r1]
136 mov r0, #0x03 @ SYS_WRITEC
137 ARM( svc #0x123456 )
138 THUMB( svc #0xab )
Russell King6ebbf2c2014-06-30 16:29:12 +0100139 ret lr
Nicolas Pitre9b5a1462012-02-22 21:58:03 +0100140ENDPROC(printch)
141
Rob Herringe5c5f2a2012-10-22 11:42:54 -0600142ENTRY(debug_ll_addr)
143 mov r2, #0
144 str r2, [r0]
145 str r2, [r1]
Russell King6ebbf2c2014-06-30 16:29:12 +0100146 ret lr
Rob Herringe5c5f2a2012-10-22 11:42:54 -0600147ENDPROC(debug_ll_addr)
148
Nicolas Pitre9b5a1462012-02-22 21:58:03 +0100149#endif