blob: 8eb530a85dd05e27ea98c1b94a0f3554947783fc [file] [log] [blame]
Terje Bergstromd43f81c2013-03-22 16:34:09 +02001/*
Terje Bergstromd43f81c2013-03-22 16:34:09 +02002 * Copyright (c) 2012-2013, NVIDIA Corporation.
3 *
Thierry Redingd105a6c2014-02-11 15:53:33 +01004 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
Terje Bergstromd43f81c2013-03-22 16:34:09 +02007 */
8
Terje Bergstromd43f81c2013-03-22 16:34:09 +02009#include <linux/clk.h>
Dmitry Osipenko5fda01b2018-05-04 02:47:20 +030010#include <linux/iommu.h>
Terje Bergstromd43f81c2013-03-22 16:34:09 +020011
Terje Bergstromd43f81c2013-03-22 16:34:09 +020012#include "drm.h"
13#include "gem.h"
Thierry Reding497c56a2013-10-07 09:55:57 +020014#include "gr2d.h"
Thierry Redingc1bef812013-09-26 16:09:43 +020015
Terje Bergstromd43f81c2013-03-22 16:34:09 +020016struct gr2d {
Dmitry Osipenko5fda01b2018-05-04 02:47:20 +030017 struct iommu_group *group;
Thierry Reding53fa7f72013-09-24 15:35:40 +020018 struct tegra_drm_client client;
Terje Bergstromd43f81c2013-03-22 16:34:09 +020019 struct host1x_channel *channel;
Thierry Redingc1bef812013-09-26 16:09:43 +020020 struct clk *clk;
21
22 DECLARE_BITMAP(addr_regs, GR2D_NUM_REGS);
Terje Bergstromd43f81c2013-03-22 16:34:09 +020023};
24
Thierry Reding53fa7f72013-09-24 15:35:40 +020025static inline struct gr2d *to_gr2d(struct tegra_drm_client *client)
Terje Bergstromd43f81c2013-03-22 16:34:09 +020026{
27 return container_of(client, struct gr2d, client);
28}
29
Thierry Reding776dc382013-10-14 14:43:22 +020030static int gr2d_init(struct host1x_client *client)
Terje Bergstromd43f81c2013-03-22 16:34:09 +020031{
Thierry Reding776dc382013-10-14 14:43:22 +020032 struct tegra_drm_client *drm = host1x_to_drm_client(client);
Thierry Reding9910f5c2014-05-22 09:57:15 +020033 struct drm_device *dev = dev_get_drvdata(client->parent);
Arto Merilainen61644dc2013-10-14 15:21:55 +030034 unsigned long flags = HOST1X_SYNCPT_HAS_BASE;
Dmitry Osipenko5fda01b2018-05-04 02:47:20 +030035 struct tegra_drm *tegra = dev->dev_private;
Thierry Reding776dc382013-10-14 14:43:22 +020036 struct gr2d *gr2d = to_gr2d(drm);
Dmitry Osipenko5fda01b2018-05-04 02:47:20 +030037 int err;
Thierry Reding776dc382013-10-14 14:43:22 +020038
39 gr2d->channel = host1x_channel_request(client->dev);
40 if (!gr2d->channel)
41 return -ENOMEM;
42
Thierry Reding617dd7c2017-08-30 12:48:31 +020043 client->syncpts[0] = host1x_syncpt_request(client, flags);
Thierry Reding776dc382013-10-14 14:43:22 +020044 if (!client->syncpts[0]) {
Mikko Perttunen8474b022017-06-15 02:18:42 +030045 host1x_channel_put(gr2d->channel);
Thierry Reding776dc382013-10-14 14:43:22 +020046 return -ENOMEM;
47 }
48
Dmitry Osipenko5fda01b2018-05-04 02:47:20 +030049 if (tegra->domain) {
50 gr2d->group = iommu_group_get(client->dev);
51
52 if (gr2d->group) {
53 err = iommu_attach_group(tegra->domain, gr2d->group);
54 if (err < 0) {
55 dev_err(client->dev,
56 "failed to attach to domain: %d\n",
57 err);
58 host1x_syncpt_free(client->syncpts[0]);
59 host1x_channel_put(gr2d->channel);
60 iommu_group_put(gr2d->group);
61 return err;
62 }
63 }
64 }
65
66 return tegra_drm_register_client(tegra, drm);
Terje Bergstromd43f81c2013-03-22 16:34:09 +020067}
68
Thierry Reding776dc382013-10-14 14:43:22 +020069static int gr2d_exit(struct host1x_client *client)
Terje Bergstromd43f81c2013-03-22 16:34:09 +020070{
Thierry Reding776dc382013-10-14 14:43:22 +020071 struct tegra_drm_client *drm = host1x_to_drm_client(client);
Thierry Reding9910f5c2014-05-22 09:57:15 +020072 struct drm_device *dev = dev_get_drvdata(client->parent);
Dmitry Osipenko5fda01b2018-05-04 02:47:20 +030073 struct tegra_drm *tegra = dev->dev_private;
Thierry Reding776dc382013-10-14 14:43:22 +020074 struct gr2d *gr2d = to_gr2d(drm);
75 int err;
76
Dmitry Osipenko5fda01b2018-05-04 02:47:20 +030077 err = tegra_drm_unregister_client(tegra, drm);
Thierry Reding776dc382013-10-14 14:43:22 +020078 if (err < 0)
79 return err;
80
81 host1x_syncpt_free(client->syncpts[0]);
Mikko Perttunen8474b022017-06-15 02:18:42 +030082 host1x_channel_put(gr2d->channel);
Thierry Reding776dc382013-10-14 14:43:22 +020083
Dmitry Osipenko5fda01b2018-05-04 02:47:20 +030084 if (gr2d->group) {
85 iommu_detach_group(tegra->domain, gr2d->group);
86 iommu_group_put(gr2d->group);
87 }
88
Terje Bergstromd43f81c2013-03-22 16:34:09 +020089 return 0;
90}
91
Thierry Reding53fa7f72013-09-24 15:35:40 +020092static const struct host1x_client_ops gr2d_client_ops = {
Thierry Reding776dc382013-10-14 14:43:22 +020093 .init = gr2d_init,
94 .exit = gr2d_exit,
Thierry Reding53fa7f72013-09-24 15:35:40 +020095};
96
97static int gr2d_open_channel(struct tegra_drm_client *client,
Thierry Redingc88c3632013-09-26 16:08:22 +020098 struct tegra_drm_context *context)
Terje Bergstromd43f81c2013-03-22 16:34:09 +020099{
100 struct gr2d *gr2d = to_gr2d(client);
101
102 context->channel = host1x_channel_get(gr2d->channel);
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200103 if (!context->channel)
104 return -ENOMEM;
105
106 return 0;
107}
108
Thierry Redingc88c3632013-09-26 16:08:22 +0200109static void gr2d_close_channel(struct tegra_drm_context *context)
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200110{
111 host1x_channel_put(context->channel);
112}
113
Thierry Redingc1bef812013-09-26 16:09:43 +0200114static int gr2d_is_addr_reg(struct device *dev, u32 class, u32 offset)
115{
116 struct gr2d *gr2d = dev_get_drvdata(dev);
117
118 switch (class) {
119 case HOST1X_CLASS_HOST1X:
120 if (offset == 0x2b)
121 return 1;
122
123 break;
124
125 case HOST1X_CLASS_GR2D:
126 case HOST1X_CLASS_GR2D_SB:
127 if (offset >= GR2D_NUM_REGS)
128 break;
129
130 if (test_bit(offset, gr2d->addr_regs))
131 return 1;
132
133 break;
134 }
135
136 return 0;
137}
138
Dmitry Osipenko0f563a42017-06-15 02:18:37 +0300139static int gr2d_is_valid_class(u32 class)
140{
141 return (class == HOST1X_CLASS_GR2D ||
142 class == HOST1X_CLASS_GR2D_SB);
143}
144
Thierry Reding53fa7f72013-09-24 15:35:40 +0200145static const struct tegra_drm_client_ops gr2d_ops = {
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200146 .open_channel = gr2d_open_channel,
147 .close_channel = gr2d_close_channel,
Thierry Redingc40f0f12013-10-10 11:00:33 +0200148 .is_addr_reg = gr2d_is_addr_reg,
Dmitry Osipenko0f563a42017-06-15 02:18:37 +0300149 .is_valid_class = gr2d_is_valid_class,
Thierry Redingc40f0f12013-10-10 11:00:33 +0200150 .submit = tegra_drm_submit,
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200151};
152
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200153static const struct of_device_id gr2d_match[] = {
154 { .compatible = "nvidia,tegra30-gr2d" },
155 { .compatible = "nvidia,tegra20-gr2d" },
156 { },
157};
Stephen Warrenef707282014-06-18 16:21:55 -0600158MODULE_DEVICE_TABLE(of, gr2d_match);
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200159
Thierry Redingc1bef812013-09-26 16:09:43 +0200160static const u32 gr2d_addr_regs[] = {
Thierry Reding497c56a2013-10-07 09:55:57 +0200161 GR2D_UA_BASE_ADDR,
162 GR2D_VA_BASE_ADDR,
163 GR2D_PAT_BASE_ADDR,
164 GR2D_DSTA_BASE_ADDR,
165 GR2D_DSTB_BASE_ADDR,
166 GR2D_DSTC_BASE_ADDR,
167 GR2D_SRCA_BASE_ADDR,
168 GR2D_SRCB_BASE_ADDR,
169 GR2D_SRC_BASE_ADDR_SB,
170 GR2D_DSTA_BASE_ADDR_SB,
171 GR2D_DSTB_BASE_ADDR_SB,
172 GR2D_UA_BASE_ADDR_SB,
173 GR2D_VA_BASE_ADDR_SB,
Thierry Redingc1bef812013-09-26 16:09:43 +0200174};
175
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200176static int gr2d_probe(struct platform_device *pdev)
177{
178 struct device *dev = &pdev->dev;
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200179 struct host1x_syncpt **syncpts;
Thierry Redingc1bef812013-09-26 16:09:43 +0200180 struct gr2d *gr2d;
181 unsigned int i;
182 int err;
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200183
184 gr2d = devm_kzalloc(dev, sizeof(*gr2d), GFP_KERNEL);
185 if (!gr2d)
186 return -ENOMEM;
187
188 syncpts = devm_kzalloc(dev, sizeof(*syncpts), GFP_KERNEL);
189 if (!syncpts)
190 return -ENOMEM;
191
192 gr2d->clk = devm_clk_get(dev, NULL);
193 if (IS_ERR(gr2d->clk)) {
194 dev_err(dev, "cannot get clock\n");
195 return PTR_ERR(gr2d->clk);
196 }
197
198 err = clk_prepare_enable(gr2d->clk);
199 if (err) {
200 dev_err(dev, "cannot turn on clock\n");
201 return err;
202 }
203
Thierry Reding53fa7f72013-09-24 15:35:40 +0200204 INIT_LIST_HEAD(&gr2d->client.base.list);
205 gr2d->client.base.ops = &gr2d_client_ops;
206 gr2d->client.base.dev = dev;
207 gr2d->client.base.class = HOST1X_CLASS_GR2D;
208 gr2d->client.base.syncpts = syncpts;
209 gr2d->client.base.num_syncpts = 1;
Thierry Reding776dc382013-10-14 14:43:22 +0200210
211 INIT_LIST_HEAD(&gr2d->client.list);
Thierry Reding53fa7f72013-09-24 15:35:40 +0200212 gr2d->client.ops = &gr2d_ops;
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200213
Thierry Reding776dc382013-10-14 14:43:22 +0200214 err = host1x_client_register(&gr2d->client.base);
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200215 if (err < 0) {
216 dev_err(dev, "failed to register host1x client: %d\n", err);
Wei Yongjunb0084032013-10-21 13:38:34 +0800217 clk_disable_unprepare(gr2d->clk);
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200218 return err;
219 }
220
Thierry Redingc1bef812013-09-26 16:09:43 +0200221 /* initialize address register map */
222 for (i = 0; i < ARRAY_SIZE(gr2d_addr_regs); i++)
223 set_bit(gr2d_addr_regs[i], gr2d->addr_regs);
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200224
225 platform_set_drvdata(pdev, gr2d);
226
227 return 0;
228}
229
Thierry Redingc1bef812013-09-26 16:09:43 +0200230static int gr2d_remove(struct platform_device *pdev)
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200231{
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200232 struct gr2d *gr2d = platform_get_drvdata(pdev);
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200233 int err;
234
Thierry Reding776dc382013-10-14 14:43:22 +0200235 err = host1x_client_unregister(&gr2d->client.base);
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200236 if (err < 0) {
Thierry Redingc1bef812013-09-26 16:09:43 +0200237 dev_err(&pdev->dev, "failed to unregister host1x client: %d\n",
238 err);
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200239 return err;
240 }
241
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200242 clk_disable_unprepare(gr2d->clk);
243
244 return 0;
245}
246
247struct platform_driver tegra_gr2d_driver = {
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200248 .driver = {
Thierry Redinga137ce32013-10-14 14:44:54 +0200249 .name = "tegra-gr2d",
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200250 .of_match_table = gr2d_match,
Thierry Redingc1bef812013-09-26 16:09:43 +0200251 },
252 .probe = gr2d_probe,
253 .remove = gr2d_remove,
Terje Bergstromd43f81c2013-03-22 16:34:09 +0200254};