blob: 422f828778736f584be0d311a5ca5b471d114f67 [file] [log] [blame]
Pantelis Antoniou48257c42005-10-28 16:25:58 -04001/*
2 * Combined Ethernet driver for Motorola MPC8xx and MPC82xx.
3 *
Vitaly Bordug9b8ee8e2007-09-18 20:05:35 +04004 * Copyright (c) 2003 Intracom S.A.
Pantelis Antoniou48257c42005-10-28 16:25:58 -04005 * by Pantelis Antoniou <panto@intracom.gr>
Vitaly Bordug9b8ee8e2007-09-18 20:05:35 +04006 *
7 * 2005 (c) MontaVista Software, Inc.
Pantelis Antoniou48257c42005-10-28 16:25:58 -04008 * Vitaly Bordug <vbordug@ru.mvista.com>
9 *
Vitaly Bordug9b8ee8e2007-09-18 20:05:35 +040010 * This file is licensed under the terms of the GNU General Public License
11 * version 2. This program is licensed "as is" without any warranty of any
Pantelis Antoniou48257c42005-10-28 16:25:58 -040012 * kind, whether express or implied.
13 */
14
Pantelis Antoniou48257c42005-10-28 16:25:58 -040015#include <linux/module.h>
16#include <linux/types.h>
17#include <linux/kernel.h>
Pantelis Antoniou48257c42005-10-28 16:25:58 -040018#include <linux/string.h>
19#include <linux/ptrace.h>
20#include <linux/errno.h>
21#include <linux/ioport.h>
22#include <linux/slab.h>
23#include <linux/interrupt.h>
Pantelis Antoniou48257c42005-10-28 16:25:58 -040024#include <linux/init.h>
25#include <linux/delay.h>
26#include <linux/netdevice.h>
27#include <linux/etherdevice.h>
28#include <linux/skbuff.h>
29#include <linux/spinlock.h>
30#include <linux/mii.h>
31#include <linux/ethtool.h>
32#include <linux/bitops.h>
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070033#include <linux/platform_device.h>
Pantelis Antoniou48257c42005-10-28 16:25:58 -040034
35#include <asm/pgtable.h>
36#include <asm/irq.h>
37#include <asm/uaccess.h>
38
39#include "fs_enet.h"
40
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070041static int bitbang_prep_bit(u8 **datp, u8 *mskp,
42 struct fs_mii_bit *mii_bit)
Pantelis Antoniou48257c42005-10-28 16:25:58 -040043{
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070044 void *dat;
Pantelis Antoniou48257c42005-10-28 16:25:58 -040045 int adv;
46 u8 msk;
47
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070048 dat = (void*) mii_bit->offset;
Pantelis Antoniou48257c42005-10-28 16:25:58 -040049
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070050 adv = mii_bit->bit >> 3;
Pantelis Antoniou48257c42005-10-28 16:25:58 -040051 dat = (char *)dat + adv;
Pantelis Antoniou48257c42005-10-28 16:25:58 -040052
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070053 msk = 1 << (7 - (mii_bit->bit & 7));
Pantelis Antoniou48257c42005-10-28 16:25:58 -040054
Pantelis Antoniou48257c42005-10-28 16:25:58 -040055 *datp = dat;
56 *mskp = msk;
57
58 return 0;
59}
Pantelis Antoniou48257c42005-10-28 16:25:58 -040060
61static inline void bb_set(u8 *p, u8 m)
62{
63 out_8(p, in_8(p) | m);
64}
65
66static inline void bb_clr(u8 *p, u8 m)
67{
68 out_8(p, in_8(p) & ~m);
69}
70
71static inline int bb_read(u8 *p, u8 m)
72{
73 return (in_8(p) & m) != 0;
74}
75
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070076static inline void mdio_active(struct bb_info *bitbang)
Pantelis Antoniou48257c42005-10-28 16:25:58 -040077{
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070078 bb_set(bitbang->mdio_dir, bitbang->mdio_dir_msk);
Pantelis Antoniou48257c42005-10-28 16:25:58 -040079}
80
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070081static inline void mdio_tristate(struct bb_info *bitbang )
Pantelis Antoniou48257c42005-10-28 16:25:58 -040082{
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070083 bb_clr(bitbang->mdio_dir, bitbang->mdio_dir_msk);
Pantelis Antoniou48257c42005-10-28 16:25:58 -040084}
85
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070086static inline int mdio_read(struct bb_info *bitbang )
Pantelis Antoniou48257c42005-10-28 16:25:58 -040087{
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070088 return bb_read(bitbang->mdio_dat, bitbang->mdio_dat_msk);
Pantelis Antoniou48257c42005-10-28 16:25:58 -040089}
90
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070091static inline void mdio(struct bb_info *bitbang , int what)
Pantelis Antoniou48257c42005-10-28 16:25:58 -040092{
93 if (what)
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070094 bb_set(bitbang->mdio_dat, bitbang->mdio_dat_msk);
Pantelis Antoniou48257c42005-10-28 16:25:58 -040095 else
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070096 bb_clr(bitbang->mdio_dat, bitbang->mdio_dat_msk);
Pantelis Antoniou48257c42005-10-28 16:25:58 -040097}
98
Vitaly Bordug5b4b8452006-08-14 23:00:30 -070099static inline void mdc(struct bb_info *bitbang , int what)
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400100{
101 if (what)
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700102 bb_set(bitbang->mdc_dat, bitbang->mdc_msk);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400103 else
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700104 bb_clr(bitbang->mdc_dat, bitbang->mdc_msk);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400105}
106
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700107static inline void mii_delay(struct bb_info *bitbang )
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400108{
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700109 udelay(bitbang->delay);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400110}
111
112/* Utility to send the preamble, address, and register (common to read and write). */
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700113static void bitbang_pre(struct bb_info *bitbang , int read, u8 addr, u8 reg)
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400114{
115 int j;
116
117 /*
118 * Send a 32 bit preamble ('1's) with an extra '1' bit for good measure.
119 * The IEEE spec says this is a PHY optional requirement. The AMD
120 * 79C874 requires one after power up and one after a MII communications
121 * error. This means that we are doing more preambles than we need,
122 * but it is safer and will be much more robust.
123 */
124
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700125 mdio_active(bitbang);
126 mdio(bitbang, 1);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400127 for (j = 0; j < 32; j++) {
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700128 mdc(bitbang, 0);
129 mii_delay(bitbang);
130 mdc(bitbang, 1);
131 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400132 }
133
134 /* send the start bit (01) and the read opcode (10) or write (10) */
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700135 mdc(bitbang, 0);
136 mdio(bitbang, 0);
137 mii_delay(bitbang);
138 mdc(bitbang, 1);
139 mii_delay(bitbang);
140 mdc(bitbang, 0);
141 mdio(bitbang, 1);
142 mii_delay(bitbang);
143 mdc(bitbang, 1);
144 mii_delay(bitbang);
145 mdc(bitbang, 0);
146 mdio(bitbang, read);
147 mii_delay(bitbang);
148 mdc(bitbang, 1);
149 mii_delay(bitbang);
150 mdc(bitbang, 0);
151 mdio(bitbang, !read);
152 mii_delay(bitbang);
153 mdc(bitbang, 1);
154 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400155
156 /* send the PHY address */
157 for (j = 0; j < 5; j++) {
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700158 mdc(bitbang, 0);
159 mdio(bitbang, (addr & 0x10) != 0);
160 mii_delay(bitbang);
161 mdc(bitbang, 1);
162 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400163 addr <<= 1;
164 }
165
166 /* send the register address */
167 for (j = 0; j < 5; j++) {
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700168 mdc(bitbang, 0);
169 mdio(bitbang, (reg & 0x10) != 0);
170 mii_delay(bitbang);
171 mdc(bitbang, 1);
172 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400173 reg <<= 1;
174 }
175}
176
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700177static int fs_enet_mii_bb_read(struct mii_bus *bus , int phy_id, int location)
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400178{
179 u16 rdreg;
180 int ret, j;
181 u8 addr = phy_id & 0xff;
182 u8 reg = location & 0xff;
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700183 struct bb_info* bitbang = bus->priv;
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400184
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700185 bitbang_pre(bitbang, 1, addr, reg);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400186
187 /* tri-state our MDIO I/O pin so we can read */
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700188 mdc(bitbang, 0);
189 mdio_tristate(bitbang);
190 mii_delay(bitbang);
191 mdc(bitbang, 1);
192 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400193
194 /* check the turnaround bit: the PHY should be driving it to zero */
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700195 if (mdio_read(bitbang) != 0) {
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400196 /* PHY didn't drive TA low */
197 for (j = 0; j < 32; j++) {
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700198 mdc(bitbang, 0);
199 mii_delay(bitbang);
200 mdc(bitbang, 1);
201 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400202 }
203 ret = -1;
204 goto out;
205 }
206
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700207 mdc(bitbang, 0);
208 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400209
210 /* read 16 bits of register data, MSB first */
211 rdreg = 0;
212 for (j = 0; j < 16; j++) {
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700213 mdc(bitbang, 1);
214 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400215 rdreg <<= 1;
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700216 rdreg |= mdio_read(bitbang);
217 mdc(bitbang, 0);
218 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400219 }
220
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700221 mdc(bitbang, 1);
222 mii_delay(bitbang);
223 mdc(bitbang, 0);
224 mii_delay(bitbang);
225 mdc(bitbang, 1);
226 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400227
228 ret = rdreg;
229out:
230 return ret;
231}
232
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700233static int fs_enet_mii_bb_write(struct mii_bus *bus, int phy_id, int location, u16 val)
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400234{
235 int j;
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700236 struct bb_info* bitbang = bus->priv;
237
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400238 u8 addr = phy_id & 0xff;
239 u8 reg = location & 0xff;
240 u16 value = val & 0xffff;
241
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700242 bitbang_pre(bitbang, 0, addr, reg);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400243
244 /* send the turnaround (10) */
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700245 mdc(bitbang, 0);
246 mdio(bitbang, 1);
247 mii_delay(bitbang);
248 mdc(bitbang, 1);
249 mii_delay(bitbang);
250 mdc(bitbang, 0);
251 mdio(bitbang, 0);
252 mii_delay(bitbang);
253 mdc(bitbang, 1);
254 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400255
256 /* write 16 bits of register data, MSB first */
257 for (j = 0; j < 16; j++) {
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700258 mdc(bitbang, 0);
259 mdio(bitbang, (value & 0x8000) != 0);
260 mii_delay(bitbang);
261 mdc(bitbang, 1);
262 mii_delay(bitbang);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400263 value <<= 1;
264 }
265
266 /*
267 * Tri-state the MDIO line.
268 */
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700269 mdio_tristate(bitbang);
270 mdc(bitbang, 0);
271 mii_delay(bitbang);
272 mdc(bitbang, 1);
273 mii_delay(bitbang);
274 return 0;
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400275}
276
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700277static int fs_enet_mii_bb_reset(struct mii_bus *bus)
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400278{
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700279 /*nothing here - dunno how to reset it*/
280 return 0;
281}
282
283static int fs_mii_bitbang_init(struct bb_info *bitbang, struct fs_mii_bb_platform_info* fmpi)
284{
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400285 int r;
286
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700287 bitbang->delay = fmpi->delay;
288
289 r = bitbang_prep_bit(&bitbang->mdio_dir,
290 &bitbang->mdio_dir_msk,
291 &fmpi->mdio_dir);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400292 if (r != 0)
293 return r;
294
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700295 r = bitbang_prep_bit(&bitbang->mdio_dat,
296 &bitbang->mdio_dat_msk,
297 &fmpi->mdio_dat);
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400298 if (r != 0)
299 return r;
300
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700301 r = bitbang_prep_bit(&bitbang->mdc_dat,
302 &bitbang->mdc_msk,
303 &fmpi->mdc_dat);
304 if (r != 0)
305 return r;
Pantelis Antoniou48257c42005-10-28 16:25:58 -0400306
307 return 0;
308}
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700309
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700310static int __devinit fs_enet_mdio_probe(struct device *dev)
311{
312 struct platform_device *pdev = to_platform_device(dev);
313 struct fs_mii_bb_platform_info *pdata;
314 struct mii_bus *new_bus;
315 struct bb_info *bitbang;
316 int err = 0;
317
318 if (NULL == dev)
319 return -EINVAL;
320
321 new_bus = kzalloc(sizeof(struct mii_bus), GFP_KERNEL);
322
323 if (NULL == new_bus)
324 return -ENOMEM;
325
326 bitbang = kzalloc(sizeof(struct bb_info), GFP_KERNEL);
327
328 if (NULL == bitbang)
329 return -ENOMEM;
330
331 new_bus->name = "BB MII Bus",
332 new_bus->read = &fs_enet_mii_bb_read,
333 new_bus->write = &fs_enet_mii_bb_write,
334 new_bus->reset = &fs_enet_mii_bb_reset,
335 new_bus->id = pdev->id;
336
337 new_bus->phy_mask = ~0x9;
338 pdata = (struct fs_mii_bb_platform_info *)pdev->dev.platform_data;
339
340 if (NULL == pdata) {
341 printk(KERN_ERR "gfar mdio %d: Missing platform data!\n", pdev->id);
342 return -ENODEV;
343 }
344
345 /*set up workspace*/
346 fs_mii_bitbang_init(bitbang, pdata);
347
348 new_bus->priv = bitbang;
349
350 new_bus->irq = pdata->irq;
351
352 new_bus->dev = dev;
353 dev_set_drvdata(dev, new_bus);
354
355 err = mdiobus_register(new_bus);
356
357 if (0 != err) {
358 printk (KERN_ERR "%s: Cannot register as MDIO bus\n",
359 new_bus->name);
360 goto bus_register_fail;
361 }
362
363 return 0;
364
365bus_register_fail:
366 kfree(bitbang);
367 kfree(new_bus);
368
369 return err;
370}
371
Vitaly Bordug5b4b8452006-08-14 23:00:30 -0700372static int fs_enet_mdio_remove(struct device *dev)
373{
374 struct mii_bus *bus = dev_get_drvdata(dev);
375
376 mdiobus_unregister(bus);
377
378 dev_set_drvdata(dev, NULL);
379
380 iounmap((void *) (&bus->priv));
381 bus->priv = NULL;
382 kfree(bus);
383
384 return 0;
385}
386
387static struct device_driver fs_enet_bb_mdio_driver = {
388 .name = "fsl-bb-mdio",
389 .bus = &platform_bus_type,
390 .probe = fs_enet_mdio_probe,
391 .remove = fs_enet_mdio_remove,
392};
393
394int fs_enet_mdio_bb_init(void)
395{
396 return driver_register(&fs_enet_bb_mdio_driver);
397}
398
399void fs_enet_mdio_bb_exit(void)
400{
401 driver_unregister(&fs_enet_bb_mdio_driver);
402}
403