]> nv-tegra.nvidia Code Review - linux-3.10.git/blob - arch/mips/tx4927/common/tx4927_setup.c
8ce0989671d806e57214bf2b070459906e8932a9
[linux-3.10.git] / arch / mips / tx4927 / common / tx4927_setup.c
1 /*
2  * Author: MontaVista Software, Inc.
3  *         source@mvista.com
4  *
5  * Copyright 2001-2002 MontaVista Software Inc.
6  *
7  *  This program is free software; you can redistribute it and/or modify it
8  *  under the terms of the GNU General Public License as published by the
9  *  Free Software Foundation; either version 2 of the License, or (at your
10  *  option) any later version.
11  *
12  *  THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
13  *  WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
14  *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
15  *  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
16  *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
17  *  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
18  *  OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
19  *  ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
20  *  TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
21  *  USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
22  *
23  *  You should have received a copy of the GNU General Public License along
24  *  with this program; if not, write to the Free Software Foundation, Inc.,
25  *  675 Mass Ave, Cambridge, MA 02139, USA.
26  */
27 #include <linux/errno.h>
28 #include <linux/init.h>
29 #include <linux/kernel_stat.h>
30 #include <linux/module.h>
31 #include <linux/signal.h>
32 #include <linux/sched.h>
33 #include <linux/types.h>
34 #include <linux/interrupt.h>
35 #include <linux/ioport.h>
36 #include <linux/timex.h>
37 #include <linux/slab.h>
38 #include <linux/random.h>
39 #include <linux/irq.h>
40 #include <linux/bitops.h>
41 #include <asm/bootinfo.h>
42 #include <asm/io.h>
43 #include <asm/irq.h>
44 #include <asm/mipsregs.h>
45 #include <asm/system.h>
46 #include <asm/time.h>
47 #include <asm/tx4927/tx4927.h>
48
49
50 #undef DEBUG
51
52 void dump_cp0(char *key);
53
54
55 void __init plat_mem_setup(void)
56 {
57 #ifdef CONFIG_TOSHIBA_RBTX4927
58         {
59                 extern void toshiba_rbtx4927_setup(void);
60                 toshiba_rbtx4927_setup();
61         }
62 #endif
63 }
64
65 void __init plat_time_init(void)
66 {
67 #ifdef CONFIG_TOSHIBA_RBTX4927
68         {
69                 extern void toshiba_rbtx4927_time_init(void);
70                 toshiba_rbtx4927_time_init();
71         }
72 #endif
73 }
74
75 void __init plat_timer_setup(struct irqaction *irq)
76 {
77         setup_irq(TX4927_IRQ_CPU_TIMER, irq);
78
79 #ifdef CONFIG_TOSHIBA_RBTX4927
80         {
81                 extern void toshiba_rbtx4927_timer_setup(struct irqaction
82                                                          *irq);
83                 toshiba_rbtx4927_timer_setup(irq);
84         }
85 #endif
86
87         return;
88 }
89
90
91 #ifdef DEBUG
92 void print_cp0(char *key, int num, char *name, u32 val)
93 {
94         printk("%s cp0:%02d:%s=0x%08x\n", key, num, name, val);
95         return;
96 }
97
98 void
99 dump_cp0(char *key)
100 {
101         if (key == NULL)
102                 key = "";
103
104         print_cp0(key, 0, "INDEX   ", read_c0_index());
105         print_cp0(key, 2, "ENTRYLO1", read_c0_entrylo0());
106         print_cp0(key, 3, "ENTRYLO2", read_c0_entrylo1());
107         print_cp0(key, 4, "CONTEXT ", read_c0_context());
108         print_cp0(key, 5, "PAGEMASK", read_c0_pagemask());
109         print_cp0(key, 6, "WIRED   ", read_c0_wired());
110         //print_cp0(key, 8, "BADVADDR",  read_c0_badvaddr());
111         print_cp0(key, 9, "COUNT   ", read_c0_count());
112         print_cp0(key, 10, "ENTRYHI ", read_c0_entryhi());
113         print_cp0(key, 11, "COMPARE ", read_c0_compare());
114         print_cp0(key, 12, "STATUS  ", read_c0_status());
115         print_cp0(key, 13, "CAUSE   ", read_c0_cause() & 0xffff87ff);
116         print_cp0(key, 16, "CONFIG  ", read_c0_config());
117         return;
118 }
119
120 void print_pic(char *key, unsigned long reg, char *name)
121 {
122         printk(KERN_INFO "%s pic:0x%08lx:%s=0x%08x\n", key, reg, name,
123                __raw_readl((void __iomem *)reg));
124         return;
125 }
126
127
128 void dump_pic(char *key)
129 {
130         if (key == NULL)
131                 key = "";
132
133         print_pic(key, 0xff1ff600, "IRDEN    ");
134         print_pic(key, 0xff1ff604, "IRDM0    ");
135         print_pic(key, 0xff1ff608, "IRDM1    ");
136
137         print_pic(key, 0xff1ff610, "IRLVL0   ");
138         print_pic(key, 0xff1ff614, "IRLVL1   ");
139         print_pic(key, 0xff1ff618, "IRLVL2   ");
140         print_pic(key, 0xff1ff61c, "IRLVL3   ");
141         print_pic(key, 0xff1ff620, "IRLVL4   ");
142         print_pic(key, 0xff1ff624, "IRLVL5   ");
143         print_pic(key, 0xff1ff628, "IRLVL6   ");
144         print_pic(key, 0xff1ff62c, "IRLVL7   ");
145
146         print_pic(key, 0xff1ff640, "IRMSK    ");
147         print_pic(key, 0xff1ff660, "IREDC    ");
148         print_pic(key, 0xff1ff680, "IRPND    ");
149         print_pic(key, 0xff1ff6a0, "IRCS     ");
150
151         print_pic(key, 0xff1ff514, "IRFLAG1  ");        /* don't read IRLAG0 -- it hangs system */
152
153         print_pic(key, 0xff1ff518, "IRPOL    ");
154         print_pic(key, 0xff1ff51c, "IRRCNT   ");
155         print_pic(key, 0xff1ff520, "IRMASKINT");
156         print_pic(key, 0xff1ff524, "IRMASKEXT");
157
158         return;
159 }
160
161
162 void print_addr(char *hdr, char *key, unsigned long addr)
163 {
164         printk(KERN_INFO "%s %s:0x%08lx=0x%08x\n", hdr, key, addr,
165                __raw_readl((void __iomem *)addr));
166         return;
167 }
168
169
170 void dump_180(char *key)
171 {
172         u32 i;
173
174         for (i = 0x80000180; i < 0x80000180 + 0x80; i += 4) {
175                 print_addr("180", key, i);
176         }
177         return;
178 }
179
180
181 void dump_eh0(char *key)
182 {
183         int i;
184         extern unsigned long exception_handlers[];
185
186         for (i = (int) exception_handlers;
187              i < (int) (exception_handlers + 20); i += 4) {
188                 print_addr("eh0", key, i);
189         }
190
191         return;
192 }
193
194 void pk0(void)
195 {
196         volatile u32 val;
197
198         __asm__ __volatile__("ori %0, $26, 0":"=r"(val)
199             );
200         printk("k0=[0x%08x]\n", val);
201 }
202 #endif