arch/arm/mach-mx3/devices.c

   1 /*
   2  * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved.
   3  * Copyright 2008 Sascha Hauer, kernel@pengutronix.de
   4  *
   5  * This program is free software; you can redistribute it and/or
   6  * modify it under the terms of the GNU General Public License
   7  * as published by the Free Software Foundation; either version 2
   8  * of the License, or (at your option) any later version.
   9  * This program is distributed in the hope that it will be useful,
  10  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  12  * GNU General Public License for more details.
  13  *
  14  * You should have received a copy of the GNU General Public License
  15  * along with this program; if not, write to the Free Software
  16  * Foundation, Inc., 51 Franklin Street, Fifth Floor,
  17  * Boston, MA  02110-1301, USA.
  18  */
  19
  20 #include <linux/dma-mapping.h>
  21 #include <linux/module.h>
  22 #include <linux/platform_device.h>
  23 #include <linux/serial.h>
  24 #include <linux/gpio.h>
  25 #include <mach/hardware.h>
  26 #include <mach/irqs.h>
  27 #include <mach/common.h>
  28 #include <mach/imx-uart.h>
  29 #include <mach/mx3_camera.h>
  30
  31 #include "devices.h"
  32
  33 static struct resource uart0[] = {
  34         {
  35                 .start = UART1_BASE_ADDR,
  36                 .end = UART1_BASE_ADDR + 0x0B5,
  37                 .flags = IORESOURCE_MEM,
  38         }, {
  39                 .start = MXC_INT_UART1,
  40                 .end = MXC_INT_UART1,
  41                 .flags = IORESOURCE_IRQ,
  42         },
  43 };
  44
  45 struct platform_device mxc_uart_device0 = {
  46         .name = "imx-uart",
  47         .id = 0,
  48         .resource = uart0,
  49         .num_resources = ARRAY_SIZE(uart0),
  50 };
  51
  52 static struct resource uart1[] = {
  53         {
  54                 .start = UART2_BASE_ADDR,
  55                 .end = UART2_BASE_ADDR + 0x0B5,
  56                 .flags = IORESOURCE_MEM,
  57         }, {
  58                 .start = MXC_INT_UART2,
  59                 .end = MXC_INT_UART2,
  60                 .flags = IORESOURCE_IRQ,
  61         },
  62 };
  63
  64 struct platform_device mxc_uart_device1 = {
  65         .name = "imx-uart",
  66         .id = 1,
  67         .resource = uart1,
  68         .num_resources = ARRAY_SIZE(uart1),
  69 };
  70
  71 static struct resource uart2[] = {
  72         {
  73                 .start = UART3_BASE_ADDR,
  74                 .end = UART3_BASE_ADDR + 0x0B5,
  75                 .flags = IORESOURCE_MEM,
  76         }, {
  77                 .start = MXC_INT_UART3,
  78                 .end = MXC_INT_UART3,
  79                 .flags = IORESOURCE_IRQ,
  80         },
  81 };
  82
  83 struct platform_device mxc_uart_device2 = {
  84         .name = "imx-uart",
  85         .id = 2,
  86         .resource = uart2,
  87         .num_resources = ARRAY_SIZE(uart2),
  88 };
  89
  90 #ifdef CONFIG_ARCH_MX31
  91 static struct resource uart3[] = {
  92         {
  93                 .start = UART4_BASE_ADDR,
  94                 .end = UART4_BASE_ADDR + 0x0B5,
  95                 .flags = IORESOURCE_MEM,
  96         }, {
  97                 .start = MXC_INT_UART4,
  98                 .end = MXC_INT_UART4,
  99                 .flags = IORESOURCE_IRQ,
 100         },
 101 };
 102
 103 struct platform_device mxc_uart_device3 = {
 104         .name = "imx-uart",
 105         .id = 3,
 106         .resource = uart3,
 107         .num_resources = ARRAY_SIZE(uart3),
 108 };
 109
 110 static struct resource uart4[] = {
 111         {
 112                 .start = UART5_BASE_ADDR,
 113                 .end = UART5_BASE_ADDR + 0x0B5,
 114                 .flags = IORESOURCE_MEM,
 115         }, {
 116                 .start = MXC_INT_UART5,
 117                 .end = MXC_INT_UART5,
 118                 .flags = IORESOURCE_IRQ,
 119         },
 120 };
 121
 122 struct platform_device mxc_uart_device4 = {
 123         .name = "imx-uart",
 124         .id = 4,
 125         .resource = uart4,
 126         .num_resources = ARRAY_SIZE(uart4),
 127 };
 128 #endif /* CONFIG_ARCH_MX31 */
 129
 130 /* GPIO port description */
 131 static struct mxc_gpio_port imx_gpio_ports[] = {
 132         {
 133                 .chip.label = "gpio-0",
 134                 .base = IO_ADDRESS(GPIO1_BASE_ADDR),
 135                 .irq = MXC_INT_GPIO1,
 136                 .virtual_irq_start = MXC_GPIO_IRQ_START,
 137         }, {
 138                 .chip.label = "gpio-1",
 139                 .base = IO_ADDRESS(GPIO2_BASE_ADDR),
 140                 .irq = MXC_INT_GPIO2,
 141                 .virtual_irq_start = MXC_GPIO_IRQ_START + 32,
 142         }, {
 143                 .chip.label = "gpio-2",
 144                 .base = IO_ADDRESS(GPIO3_BASE_ADDR),
 145                 .irq = MXC_INT_GPIO3,
 146                 .virtual_irq_start = MXC_GPIO_IRQ_START + 64,
 147         }
 148 };
 149
 150 int __init mxc_register_gpios(void)
 151 {
 152         return mxc_gpio_init(imx_gpio_ports, ARRAY_SIZE(imx_gpio_ports));
 153 }
 154
 155 static struct resource mxc_w1_master_resources[] = {
 156         {
 157                 .start = OWIRE_BASE_ADDR,
 158                 .end   = OWIRE_BASE_ADDR + SZ_4K - 1,
 159                 .flags = IORESOURCE_MEM,
 160         },
 161 };
 162
 163 struct platform_device mxc_w1_master_device = {
 164         .name = "mxc_w1",
 165         .id = 0,
 166         .num_resources = ARRAY_SIZE(mxc_w1_master_resources),
 167         .resource = mxc_w1_master_resources,
 168 };
 169
 170 static struct resource mxc_nand_resources[] = {
 171         {
 172                 .start  = 0, /* runtime dependent */
 173                 .end    = 0,
 174                 .flags  = IORESOURCE_MEM,
 175         }, {
 176                 .start  = MXC_INT_NANDFC,
 177                 .end    = MXC_INT_NANDFC,
 178                 .flags  = IORESOURCE_IRQ,
 179         },
 180 };
 181
 182 struct platform_device mxc_nand_device = {
 183         .name = "mxc_nand",
 184         .id = 0,
 185         .num_resources = ARRAY_SIZE(mxc_nand_resources),
 186         .resource = mxc_nand_resources,
 187 };
 188
 189 static struct resource mxc_i2c0_resources[] = {
 190         {
 191                 .start = I2C_BASE_ADDR,
 192                 .end = I2C_BASE_ADDR + SZ_4K - 1,
 193                 .flags = IORESOURCE_MEM,
 194         }, {
 195                 .start = MXC_INT_I2C,
 196                 .end = MXC_INT_I2C,
 197                 .flags = IORESOURCE_IRQ,
 198         },
 199 };
 200
 201 struct platform_device mxc_i2c_device0 = {
 202         .name = "imx-i2c",
 203         .id = 0,
 204         .num_resources = ARRAY_SIZE(mxc_i2c0_resources),
 205         .resource = mxc_i2c0_resources,
 206 };
 207
 208 static struct resource mxc_i2c1_resources[] = {
 209         {
 210                 .start = I2C2_BASE_ADDR,
 211                 .end = I2C2_BASE_ADDR + SZ_4K - 1,
 212                 .flags = IORESOURCE_MEM,
 213         }, {
 214                 .start = MXC_INT_I2C2,
 215                 .end = MXC_INT_I2C2,
 216                 .flags = IORESOURCE_IRQ,
 217         },
 218 };
 219
 220 struct platform_device mxc_i2c_device1 = {
 221         .name = "imx-i2c",
 222         .id = 1,
 223         .num_resources = ARRAY_SIZE(mxc_i2c1_resources),
 224         .resource = mxc_i2c1_resources,
 225 };
 226
 227 static struct resource mxc_i2c2_resources[] = {
 228         {
 229                 .start = I2C3_BASE_ADDR,
 230                 .end = I2C3_BASE_ADDR + SZ_4K - 1,
 231                 .flags = IORESOURCE_MEM,
 232         }, {
 233                 .start = MXC_INT_I2C3,
 234                 .end = MXC_INT_I2C3,
 235                 .flags = IORESOURCE_IRQ,
 236         },
 237 };
 238
 239 struct platform_device mxc_i2c_device2 = {
 240         .name = "imx-i2c",
 241         .id = 2,
 242         .num_resources = ARRAY_SIZE(mxc_i2c2_resources),
 243         .resource = mxc_i2c2_resources,
 244 };
 245
 246 #ifdef CONFIG_ARCH_MX31
 247 static struct resource mxcsdhc0_resources[] = {
 248         {
 249                 .start = MMC_SDHC1_BASE_ADDR,
 250                 .end = MMC_SDHC1_BASE_ADDR + SZ_16K - 1,
 251                 .flags = IORESOURCE_MEM,
 252         }, {
 253                 .start = MXC_INT_MMC_SDHC1,
 254                 .end = MXC_INT_MMC_SDHC1,
 255                 .flags = IORESOURCE_IRQ,
 256         },
 257 };
 258
 259 static struct resource mxcsdhc1_resources[] = {
 260         {
 261                 .start = MMC_SDHC2_BASE_ADDR,
 262                 .end = MMC_SDHC2_BASE_ADDR + SZ_16K - 1,
 263                 .flags = IORESOURCE_MEM,
 264         }, {
 265                 .start = MXC_INT_MMC_SDHC2,
 266                 .end = MXC_INT_MMC_SDHC2,
 267                 .flags = IORESOURCE_IRQ,
 268         },
 269 };
 270
 271 struct platform_device mxcsdhc_device0 = {
 272         .name = "mxc-mmc",
 273         .id = 0,
 274         .num_resources = ARRAY_SIZE(mxcsdhc0_resources),
 275         .resource = mxcsdhc0_resources,
 276 };
 277
 278 struct platform_device mxcsdhc_device1 = {
 279         .name = "mxc-mmc",
 280         .id = 1,
 281         .num_resources = ARRAY_SIZE(mxcsdhc1_resources),
 282         .resource = mxcsdhc1_resources,
 283 };
 284
 285 static struct resource rnga_resources[] = {
 286         {
 287                 .start = RNGA_BASE_ADDR,
 288                 .end = RNGA_BASE_ADDR + 0x28,
 289                 .flags = IORESOURCE_MEM,
 290         },
 291 };
 292
 293 struct platform_device mxc_rnga_device = {
 294         .name = "mxc_rnga",
 295         .id = -1,
 296         .num_resources = 1,
 297         .resource = rnga_resources,
 298 };
 299 #endif /* CONFIG_ARCH_MX31 */
 300
 301 /* i.MX31 Image Processing Unit */
 302
 303 /* The resource order is important! */
 304 static struct resource mx3_ipu_rsrc[] = {
 305         {
 306                 .start = IPU_CTRL_BASE_ADDR,
 307                 .end = IPU_CTRL_BASE_ADDR + 0x5F,
 308                 .flags = IORESOURCE_MEM,
 309         }, {
 310                 .start = IPU_CTRL_BASE_ADDR + 0x88,
 311                 .end = IPU_CTRL_BASE_ADDR + 0xB3,
 312                 .flags = IORESOURCE_MEM,
 313         }, {
 314                 .start = MXC_INT_IPU_SYN,
 315                 .end = MXC_INT_IPU_SYN,
 316                 .flags = IORESOURCE_IRQ,
 317         }, {
 318                 .start = MXC_INT_IPU_ERR,
 319                 .end = MXC_INT_IPU_ERR,
 320                 .flags = IORESOURCE_IRQ,
 321         },
 322 };
 323
 324 struct platform_device mx3_ipu = {
 325         .name = "ipu-core",
 326         .id = -1,
 327         .num_resources = ARRAY_SIZE(mx3_ipu_rsrc),
 328         .resource = mx3_ipu_rsrc,
 329 };
 330
 331 static struct resource fb_resources[] = {
 332         {
 333                 .start  = IPU_CTRL_BASE_ADDR + 0xB4,
 334                 .end    = IPU_CTRL_BASE_ADDR + 0x1BF,
 335                 .flags  = IORESOURCE_MEM,
 336         },
 337 };
 338
 339 struct platform_device mx3_fb = {
 340         .name           = "mx3_sdc_fb",
 341         .id             = -1,
 342         .num_resources  = ARRAY_SIZE(fb_resources),
 343         .resource       = fb_resources,
 344         .dev            = {
 345                 .coherent_dma_mask = DMA_BIT_MASK(32),
 346        },
 347 };
 348
 349 static struct resource camera_resources[] = {
 350         {
 351                 .start  = IPU_CTRL_BASE_ADDR + 0x60,
 352                 .end    = IPU_CTRL_BASE_ADDR + 0x87,
 353                 .flags  = IORESOURCE_MEM,
 354         },
 355 };
 356
 357 struct platform_device mx3_camera = {
 358         .name           = "mx3-camera",
 359         .id             = 0,
 360         .num_resources  = ARRAY_SIZE(camera_resources),
 361         .resource       = camera_resources,
 362         .dev            = {
 363                 .coherent_dma_mask = DMA_BIT_MASK(32),
 364         },
 365 };
 366
 367 static struct resource otg_resources[] = {
 368         {
 369                 .start  = MX31_OTG_BASE_ADDR,
 370                 .end    = MX31_OTG_BASE_ADDR + 0x1ff,
 371                 .flags  = IORESOURCE_MEM,
 372         }, {
 373                 .start  = MXC_INT_USB3,
 374                 .end    = MXC_INT_USB3,
 375                 .flags  = IORESOURCE_IRQ,
 376         },
 377 };
 378
 379 static u64 otg_dmamask = DMA_BIT_MASK(32);
 380
 381 /* OTG gadget device */
 382 struct platform_device mxc_otg_udc_device = {
 383         .name           = "fsl-usb2-udc",
 384         .id             = -1,
 385         .dev            = {
 386                 .dma_mask               = &otg_dmamask,
 387                 .coherent_dma_mask      = DMA_BIT_MASK(32),
 388         },
 389         .resource       = otg_resources,
 390         .num_resources  = ARRAY_SIZE(otg_resources),
 391 };
 392
 393 /* OTG host */
 394 struct platform_device mxc_otg_host = {
 395         .name = "mxc-ehci",
 396         .id = 0,
 397         .dev = {
 398                 .coherent_dma_mask = 0xffffffff,
 399                 .dma_mask = &otg_dmamask,
 400         },
 401         .resource = otg_resources,
 402         .num_resources = ARRAY_SIZE(otg_resources),
 403 };
 404
 405 /* USB host 1 */
 406
 407 static u64 usbh1_dmamask = ~(u32)0;
 408
 409 static struct resource mxc_usbh1_resources[] = {
 410         {
 411                 .start = MX31_OTG_BASE_ADDR + 0x200,
 412                 .end = MX31_OTG_BASE_ADDR + 0x3ff,
 413                 .flags = IORESOURCE_MEM,
 414         }, {
 415                 .start = MXC_INT_USB1,
 416                 .end = MXC_INT_USB1,
 417                 .flags = IORESOURCE_IRQ,
 418         },
 419 };
 420
 421 struct platform_device mxc_usbh1 = {
 422         .name = "mxc-ehci",
 423         .id = 1,
 424         .dev = {
 425                 .coherent_dma_mask = 0xffffffff,
 426                 .dma_mask = &usbh1_dmamask,
 427         },
 428         .resource = mxc_usbh1_resources,
 429         .num_resources = ARRAY_SIZE(mxc_usbh1_resources),
 430 };
 431
 432 /* USB host 2 */
 433 static u64 usbh2_dmamask = ~(u32)0;
 434
 435 static struct resource mxc_usbh2_resources[] = {
 436         {
 437                 .start = MX31_OTG_BASE_ADDR + 0x400,
 438                 .end = MX31_OTG_BASE_ADDR + 0x5ff,
 439                 .flags = IORESOURCE_MEM,
 440         }, {
 441                 .start = MXC_INT_USB2,
 442                 .end = MXC_INT_USB2,
 443                 .flags = IORESOURCE_IRQ,
 444         },
 445 };
 446
 447 struct platform_device mxc_usbh2 = {
 448         .name = "mxc-ehci",
 449         .id = 2,
 450         .dev = {
 451                 .coherent_dma_mask = 0xffffffff,
 452                 .dma_mask = &usbh2_dmamask,
 453         },
 454         .resource = mxc_usbh2_resources,
 455         .num_resources = ARRAY_SIZE(mxc_usbh2_resources),
 456 };
 457
 458 /*
 459  * SPI master controller
 460  * 3 channels
 461  */
 462 static struct resource imx_spi_0_resources[] = {
 463         {
 464                .start = CSPI1_BASE_ADDR,
 465                .end = CSPI1_BASE_ADDR + SZ_4K - 1,
 466                .flags = IORESOURCE_MEM,
 467         }, {
 468                .start = MXC_INT_CSPI1,
 469                .end = MXC_INT_CSPI1,
 470                .flags = IORESOURCE_IRQ,
 471         },
 472 };
 473
 474 static struct resource imx_spi_1_resources[] = {
 475         {
 476                 .start = CSPI2_BASE_ADDR,
 477                 .end = CSPI2_BASE_ADDR + SZ_4K - 1,
 478                 .flags = IORESOURCE_MEM,
 479         }, {
 480                 .start = MXC_INT_CSPI2,
 481                 .end = MXC_INT_CSPI2,
 482                 .flags = IORESOURCE_IRQ,
 483         },
 484 };
 485
 486 static struct resource imx_spi_2_resources[] = {
 487         {
 488                 .start = CSPI3_BASE_ADDR,
 489                 .end = CSPI3_BASE_ADDR + SZ_4K - 1,
 490                 .flags = IORESOURCE_MEM,
 491         }, {
 492                 .start = MXC_INT_CSPI3,
 493                 .end = MXC_INT_CSPI3,
 494                 .flags = IORESOURCE_IRQ,
 495         },
 496 };
 497
 498 struct platform_device imx_spi_device0 = {
 499         .name = "spi_imx",
 500         .id = 0,
 501         .num_resources = ARRAY_SIZE(imx_spi_0_resources),
 502         .resource = imx_spi_0_resources,
 503 };
 504
 505 struct platform_device imx_spi_device1 = {
 506         .name = "spi_imx",
 507         .id = 1,
 508         .num_resources = ARRAY_SIZE(imx_spi_1_resources),
 509         .resource = imx_spi_1_resources,
 510 };
 511
 512 struct platform_device imx_spi_device2 = {
 513         .name = "spi_imx",
 514         .id = 2,
 515         .num_resources = ARRAY_SIZE(imx_spi_2_resources),
 516         .resource = imx_spi_2_resources,
 517 };
 518
 519 #ifdef CONFIG_ARCH_MX35
 520 static struct resource mxc_fec_resources[] = {
 521         {
 522                 .start  = MXC_FEC_BASE_ADDR,
 523                 .end    = MXC_FEC_BASE_ADDR + 0xfff,
 524                 .flags  = IORESOURCE_MEM,
 525         }, {
 526                 .start  = MXC_INT_FEC,
 527                 .end    = MXC_INT_FEC,
 528                 .flags  = IORESOURCE_IRQ,
 529         },
 530 };
 531
 532 struct platform_device mxc_fec_device = {
 533         .name = "fec",
 534         .id = 0,
 535         .num_resources = ARRAY_SIZE(mxc_fec_resources),
 536         .resource = mxc_fec_resources,
 537 };
 538 #endif
 539
 540 static int mx3_devices_init(void)
 541 {
 542         if (cpu_is_mx31()) {
 543                 mxc_nand_resources[0].start = MX31_NFC_BASE_ADDR;
 544                 mxc_nand_resources[0].end = MX31_NFC_BASE_ADDR + 0xfff;
 545                 mxc_register_device(&mxc_rnga_device, NULL);
 546         }
 547         if (cpu_is_mx35()) {
 548                 mxc_nand_resources[0].start = MX35_NFC_BASE_ADDR;
 549                 mxc_nand_resources[0].end = MX35_NFC_BASE_ADDR + 0xfff;
 550                 otg_resources[0].start = MX35_OTG_BASE_ADDR;
 551                 otg_resources[0].end = MX35_OTG_BASE_ADDR + 0x1ff;
 552                 otg_resources[1].start = MXC_INT_USBOTG;
 553                 otg_resources[1].end = MXC_INT_USBOTG;
 554                 mxc_usbh1_resources[0].start = MX35_OTG_BASE_ADDR + 0x400;
 555                 mxc_usbh1_resources[0].end = MX35_OTG_BASE_ADDR + 0x5ff;
 556                 mxc_usbh1_resources[1].start = MXC_INT_USBHS;
 557                 mxc_usbh1_resources[1].end = MXC_INT_USBHS;
 558         }
 559
 560         return 0;
 561 }
 562
 563 subsys_initcall(mx3_devices_init);