34b700f9e498a54603e95552b09a84dc2925b8c2
[linux-2.6.git] / arch / x86 / kvm / svm.c
1 /*
2  * Kernel-based Virtual Machine driver for Linux
3  *
4  * AMD SVM support
5  *
6  * Copyright (C) 2006 Qumranet, Inc.
7  *
8  * Authors:
9  *   Yaniv Kamay  <yaniv@qumranet.com>
10  *   Avi Kivity   <avi@qumranet.com>
11  *
12  * This work is licensed under the terms of the GNU GPL, version 2.  See
13  * the COPYING file in the top-level directory.
14  *
15  */
16 #include <linux/kvm_host.h>
17
18 #include "irq.h"
19 #include "mmu.h"
20 #include "kvm_cache_regs.h"
21 #include "x86.h"
22
23 #include <linux/module.h>
24 #include <linux/kernel.h>
25 #include <linux/vmalloc.h>
26 #include <linux/highmem.h>
27 #include <linux/sched.h>
28 #include <linux/ftrace_event.h>
29
30 #include <asm/desc.h>
31
32 #include <asm/virtext.h>
33 #include "trace.h"
34
35 #define __ex(x) __kvm_handle_fault_on_reboot(x)
36
37 MODULE_AUTHOR("Qumranet");
38 MODULE_LICENSE("GPL");
39
40 #define IOPM_ALLOC_ORDER 2
41 #define MSRPM_ALLOC_ORDER 1
42
43 #define SEG_TYPE_LDT 2
44 #define SEG_TYPE_BUSY_TSS16 3
45
46 #define SVM_FEATURE_NPT  (1 << 0)
47 #define SVM_FEATURE_LBRV (1 << 1)
48 #define SVM_FEATURE_SVML (1 << 2)
49 #define SVM_FEATURE_PAUSE_FILTER (1 << 10)
50
51 #define NESTED_EXIT_HOST        0       /* Exit handled on host level */
52 #define NESTED_EXIT_DONE        1       /* Exit caused nested vmexit  */
53 #define NESTED_EXIT_CONTINUE    2       /* Further checks needed      */
54
55 #define DEBUGCTL_RESERVED_BITS (~(0x3fULL))
56
57 static const u32 host_save_user_msrs[] = {
58 #ifdef CONFIG_X86_64
59         MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_SYSCALL_MASK, MSR_KERNEL_GS_BASE,
60         MSR_FS_BASE,
61 #endif
62         MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
63 };
64
65 #define NR_HOST_SAVE_USER_MSRS ARRAY_SIZE(host_save_user_msrs)
66
67 struct kvm_vcpu;
68
69 struct nested_state {
70         struct vmcb *hsave;
71         u64 hsave_msr;
72         u64 vmcb;
73
74         /* These are the merged vectors */
75         u32 *msrpm;
76
77         /* gpa pointers to the real vectors */
78         u64 vmcb_msrpm;
79
80         /* A VMEXIT is required but not yet emulated */
81         bool exit_required;
82
83         /* cache for intercepts of the guest */
84         u16 intercept_cr_read;
85         u16 intercept_cr_write;
86         u16 intercept_dr_read;
87         u16 intercept_dr_write;
88         u32 intercept_exceptions;
89         u64 intercept;
90
91 };
92
93 struct vcpu_svm {
94         struct kvm_vcpu vcpu;
95         struct vmcb *vmcb;
96         unsigned long vmcb_pa;
97         struct svm_cpu_data *svm_data;
98         uint64_t asid_generation;
99         uint64_t sysenter_esp;
100         uint64_t sysenter_eip;
101
102         u64 next_rip;
103
104         u64 host_user_msrs[NR_HOST_SAVE_USER_MSRS];
105         u64 host_gs_base;
106
107         u32 *msrpm;
108
109         struct nested_state nested;
110
111         bool nmi_singlestep;
112 };
113
114 /* enable NPT for AMD64 and X86 with PAE */
115 #if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE)
116 static bool npt_enabled = true;
117 #else
118 static bool npt_enabled = false;
119 #endif
120 static int npt = 1;
121
122 module_param(npt, int, S_IRUGO);
123
124 static int nested = 1;
125 module_param(nested, int, S_IRUGO);
126
127 static void svm_flush_tlb(struct kvm_vcpu *vcpu);
128 static void svm_complete_interrupts(struct vcpu_svm *svm);
129
130 static int nested_svm_exit_handled(struct vcpu_svm *svm);
131 static int nested_svm_vmexit(struct vcpu_svm *svm);
132 static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr,
133                                       bool has_error_code, u32 error_code);
134
135 static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu)
136 {
137         return container_of(vcpu, struct vcpu_svm, vcpu);
138 }
139
140 static inline bool is_nested(struct vcpu_svm *svm)
141 {
142         return svm->nested.vmcb;
143 }
144
145 static inline void enable_gif(struct vcpu_svm *svm)
146 {
147         svm->vcpu.arch.hflags |= HF_GIF_MASK;
148 }
149
150 static inline void disable_gif(struct vcpu_svm *svm)
151 {
152         svm->vcpu.arch.hflags &= ~HF_GIF_MASK;
153 }
154
155 static inline bool gif_set(struct vcpu_svm *svm)
156 {
157         return !!(svm->vcpu.arch.hflags & HF_GIF_MASK);
158 }
159
160 static unsigned long iopm_base;
161
162 struct kvm_ldttss_desc {
163         u16 limit0;
164         u16 base0;
165         unsigned base1 : 8, type : 5, dpl : 2, p : 1;
166         unsigned limit1 : 4, zero0 : 3, g : 1, base2 : 8;
167         u32 base3;
168         u32 zero1;
169 } __attribute__((packed));
170
171 struct svm_cpu_data {
172         int cpu;
173
174         u64 asid_generation;
175         u32 max_asid;
176         u32 next_asid;
177         struct kvm_ldttss_desc *tss_desc;
178
179         struct page *save_area;
180 };
181
182 static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data);
183 static uint32_t svm_features;
184
185 struct svm_init_data {
186         int cpu;
187         int r;
188 };
189
190 static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000};
191
192 #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges)
193 #define MSRS_RANGE_SIZE 2048
194 #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2)
195
196 #define MAX_INST_SIZE 15
197
198 static inline u32 svm_has(u32 feat)
199 {
200         return svm_features & feat;
201 }
202
203 static inline void clgi(void)
204 {
205         asm volatile (__ex(SVM_CLGI));
206 }
207
208 static inline void stgi(void)
209 {
210         asm volatile (__ex(SVM_STGI));
211 }
212
213 static inline void invlpga(unsigned long addr, u32 asid)
214 {
215         asm volatile (__ex(SVM_INVLPGA) :: "a"(addr), "c"(asid));
216 }
217
218 static inline void force_new_asid(struct kvm_vcpu *vcpu)
219 {
220         to_svm(vcpu)->asid_generation--;
221 }
222
223 static inline void flush_guest_tlb(struct kvm_vcpu *vcpu)
224 {
225         force_new_asid(vcpu);
226 }
227
228 static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer)
229 {
230         if (!npt_enabled && !(efer & EFER_LMA))
231                 efer &= ~EFER_LME;
232
233         to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME;
234         vcpu->arch.shadow_efer = efer;
235 }
236
237 static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr,
238                                 bool has_error_code, u32 error_code)
239 {
240         struct vcpu_svm *svm = to_svm(vcpu);
241
242         /* If we are within a nested VM we'd better #VMEXIT and let the
243            guest handle the exception */
244         if (nested_svm_check_exception(svm, nr, has_error_code, error_code))
245                 return;
246
247         svm->vmcb->control.event_inj = nr
248                 | SVM_EVTINJ_VALID
249                 | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0)
250                 | SVM_EVTINJ_TYPE_EXEPT;
251         svm->vmcb->control.event_inj_err = error_code;
252 }
253
254 static int is_external_interrupt(u32 info)
255 {
256         info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID;
257         return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR);
258 }
259
260 static u32 svm_get_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
261 {
262         struct vcpu_svm *svm = to_svm(vcpu);
263         u32 ret = 0;
264
265         if (svm->vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK)
266                 ret |= X86_SHADOW_INT_STI | X86_SHADOW_INT_MOV_SS;
267         return ret & mask;
268 }
269
270 static void svm_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
271 {
272         struct vcpu_svm *svm = to_svm(vcpu);
273
274         if (mask == 0)
275                 svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK;
276         else
277                 svm->vmcb->control.int_state |= SVM_INTERRUPT_SHADOW_MASK;
278
279 }
280
281 static void skip_emulated_instruction(struct kvm_vcpu *vcpu)
282 {
283         struct vcpu_svm *svm = to_svm(vcpu);
284
285         if (!svm->next_rip) {
286                 if (emulate_instruction(vcpu, 0, 0, EMULTYPE_SKIP) !=
287                                 EMULATE_DONE)
288                         printk(KERN_DEBUG "%s: NOP\n", __func__);
289                 return;
290         }
291         if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE)
292                 printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n",
293                        __func__, kvm_rip_read(vcpu), svm->next_rip);
294
295         kvm_rip_write(vcpu, svm->next_rip);
296         svm_set_interrupt_shadow(vcpu, 0);
297 }
298
299 static int has_svm(void)
300 {
301         const char *msg;
302
303         if (!cpu_has_svm(&msg)) {
304                 printk(KERN_INFO "has_svm: %s\n", msg);
305                 return 0;
306         }
307
308         return 1;
309 }
310
311 static void svm_hardware_disable(void *garbage)
312 {
313         cpu_svm_disable();
314 }
315
316 static int svm_hardware_enable(void *garbage)
317 {
318
319         struct svm_cpu_data *svm_data;
320         uint64_t efer;
321         struct descriptor_table gdt_descr;
322         struct desc_struct *gdt;
323         int me = raw_smp_processor_id();
324
325         rdmsrl(MSR_EFER, efer);
326         if (efer & EFER_SVME)
327                 return -EBUSY;
328
329         if (!has_svm()) {
330                 printk(KERN_ERR "svm_hardware_enable: err EOPNOTSUPP on %d\n",
331                        me);
332                 return -EINVAL;
333         }
334         svm_data = per_cpu(svm_data, me);
335
336         if (!svm_data) {
337                 printk(KERN_ERR "svm_hardware_enable: svm_data is NULL on %d\n",
338                        me);
339                 return -EINVAL;
340         }
341
342         svm_data->asid_generation = 1;
343         svm_data->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1;
344         svm_data->next_asid = svm_data->max_asid + 1;
345
346         kvm_get_gdt(&gdt_descr);
347         gdt = (struct desc_struct *)gdt_descr.base;
348         svm_data->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS);
349
350         wrmsrl(MSR_EFER, efer | EFER_SVME);
351
352         wrmsrl(MSR_VM_HSAVE_PA,
353                page_to_pfn(svm_data->save_area) << PAGE_SHIFT);
354
355         return 0;
356 }
357
358 static void svm_cpu_uninit(int cpu)
359 {
360         struct svm_cpu_data *svm_data
361                 = per_cpu(svm_data, raw_smp_processor_id());
362
363         if (!svm_data)
364                 return;
365
366         per_cpu(svm_data, raw_smp_processor_id()) = NULL;
367         __free_page(svm_data->save_area);
368         kfree(svm_data);
369 }
370
371 static int svm_cpu_init(int cpu)
372 {
373         struct svm_cpu_data *svm_data;
374         int r;
375
376         svm_data = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL);
377         if (!svm_data)
378                 return -ENOMEM;
379         svm_data->cpu = cpu;
380         svm_data->save_area = alloc_page(GFP_KERNEL);
381         r = -ENOMEM;
382         if (!svm_data->save_area)
383                 goto err_1;
384
385         per_cpu(svm_data, cpu) = svm_data;
386
387         return 0;
388
389 err_1:
390         kfree(svm_data);
391         return r;
392
393 }
394
395 static void set_msr_interception(u32 *msrpm, unsigned msr,
396                                  int read, int write)
397 {
398         int i;
399
400         for (i = 0; i < NUM_MSR_MAPS; i++) {
401                 if (msr >= msrpm_ranges[i] &&
402                     msr < msrpm_ranges[i] + MSRS_IN_RANGE) {
403                         u32 msr_offset = (i * MSRS_IN_RANGE + msr -
404                                           msrpm_ranges[i]) * 2;
405
406                         u32 *base = msrpm + (msr_offset / 32);
407                         u32 msr_shift = msr_offset % 32;
408                         u32 mask = ((write) ? 0 : 2) | ((read) ? 0 : 1);
409                         *base = (*base & ~(0x3 << msr_shift)) |
410                                 (mask << msr_shift);
411                         return;
412                 }
413         }
414         BUG();
415 }
416
417 static void svm_vcpu_init_msrpm(u32 *msrpm)
418 {
419         memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER));
420
421 #ifdef CONFIG_X86_64
422         set_msr_interception(msrpm, MSR_GS_BASE, 1, 1);
423         set_msr_interception(msrpm, MSR_FS_BASE, 1, 1);
424         set_msr_interception(msrpm, MSR_KERNEL_GS_BASE, 1, 1);
425         set_msr_interception(msrpm, MSR_LSTAR, 1, 1);
426         set_msr_interception(msrpm, MSR_CSTAR, 1, 1);
427         set_msr_interception(msrpm, MSR_SYSCALL_MASK, 1, 1);
428 #endif
429         set_msr_interception(msrpm, MSR_K6_STAR, 1, 1);
430         set_msr_interception(msrpm, MSR_IA32_SYSENTER_CS, 1, 1);
431 }
432
433 static void svm_enable_lbrv(struct vcpu_svm *svm)
434 {
435         u32 *msrpm = svm->msrpm;
436
437         svm->vmcb->control.lbr_ctl = 1;
438         set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1);
439         set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1);
440         set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1);
441         set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1);
442 }
443
444 static void svm_disable_lbrv(struct vcpu_svm *svm)
445 {
446         u32 *msrpm = svm->msrpm;
447
448         svm->vmcb->control.lbr_ctl = 0;
449         set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0);
450         set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0);
451         set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0);
452         set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0);
453 }
454
455 static __init int svm_hardware_setup(void)
456 {
457         int cpu;
458         struct page *iopm_pages;
459         void *iopm_va;
460         int r;
461
462         iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER);
463
464         if (!iopm_pages)
465                 return -ENOMEM;
466
467         iopm_va = page_address(iopm_pages);
468         memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER));
469         iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT;
470
471         if (boot_cpu_has(X86_FEATURE_NX))
472                 kvm_enable_efer_bits(EFER_NX);
473
474         if (boot_cpu_has(X86_FEATURE_FXSR_OPT))
475                 kvm_enable_efer_bits(EFER_FFXSR);
476
477         if (nested) {
478                 printk(KERN_INFO "kvm: Nested Virtualization enabled\n");
479                 kvm_enable_efer_bits(EFER_SVME);
480         }
481
482         for_each_possible_cpu(cpu) {
483                 r = svm_cpu_init(cpu);
484                 if (r)
485                         goto err;
486         }
487
488         svm_features = cpuid_edx(SVM_CPUID_FUNC);
489
490         if (!svm_has(SVM_FEATURE_NPT))
491                 npt_enabled = false;
492
493         if (npt_enabled && !npt) {
494                 printk(KERN_INFO "kvm: Nested Paging disabled\n");
495                 npt_enabled = false;
496         }
497
498         if (npt_enabled) {
499                 printk(KERN_INFO "kvm: Nested Paging enabled\n");
500                 kvm_enable_tdp();
501         } else
502                 kvm_disable_tdp();
503
504         return 0;
505
506 err:
507         __free_pages(iopm_pages, IOPM_ALLOC_ORDER);
508         iopm_base = 0;
509         return r;
510 }
511
512 static __exit void svm_hardware_unsetup(void)
513 {
514         int cpu;
515
516         for_each_possible_cpu(cpu)
517                 svm_cpu_uninit(cpu);
518
519         __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER);
520         iopm_base = 0;
521 }
522
523 static void init_seg(struct vmcb_seg *seg)
524 {
525         seg->selector = 0;
526         seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK |
527                 SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */
528         seg->limit = 0xffff;
529         seg->base = 0;
530 }
531
532 static void init_sys_seg(struct vmcb_seg *seg, uint32_t type)
533 {
534         seg->selector = 0;
535         seg->attrib = SVM_SELECTOR_P_MASK | type;
536         seg->limit = 0xffff;
537         seg->base = 0;
538 }
539
540 static void init_vmcb(struct vcpu_svm *svm)
541 {
542         struct vmcb_control_area *control = &svm->vmcb->control;
543         struct vmcb_save_area *save = &svm->vmcb->save;
544
545         control->intercept_cr_read =    INTERCEPT_CR0_MASK |
546                                         INTERCEPT_CR3_MASK |
547                                         INTERCEPT_CR4_MASK;
548
549         control->intercept_cr_write =   INTERCEPT_CR0_MASK |
550                                         INTERCEPT_CR3_MASK |
551                                         INTERCEPT_CR4_MASK |
552                                         INTERCEPT_CR8_MASK;
553
554         control->intercept_dr_read =    INTERCEPT_DR0_MASK |
555                                         INTERCEPT_DR1_MASK |
556                                         INTERCEPT_DR2_MASK |
557                                         INTERCEPT_DR3_MASK;
558
559         control->intercept_dr_write =   INTERCEPT_DR0_MASK |
560                                         INTERCEPT_DR1_MASK |
561                                         INTERCEPT_DR2_MASK |
562                                         INTERCEPT_DR3_MASK |
563                                         INTERCEPT_DR5_MASK |
564                                         INTERCEPT_DR7_MASK;
565
566         control->intercept_exceptions = (1 << PF_VECTOR) |
567                                         (1 << UD_VECTOR) |
568                                         (1 << MC_VECTOR);
569
570
571         control->intercept =    (1ULL << INTERCEPT_INTR) |
572                                 (1ULL << INTERCEPT_NMI) |
573                                 (1ULL << INTERCEPT_SMI) |
574                                 (1ULL << INTERCEPT_CPUID) |
575                                 (1ULL << INTERCEPT_INVD) |
576                                 (1ULL << INTERCEPT_HLT) |
577                                 (1ULL << INTERCEPT_INVLPG) |
578                                 (1ULL << INTERCEPT_INVLPGA) |
579                                 (1ULL << INTERCEPT_IOIO_PROT) |
580                                 (1ULL << INTERCEPT_MSR_PROT) |
581                                 (1ULL << INTERCEPT_TASK_SWITCH) |
582                                 (1ULL << INTERCEPT_SHUTDOWN) |
583                                 (1ULL << INTERCEPT_VMRUN) |
584                                 (1ULL << INTERCEPT_VMMCALL) |
585                                 (1ULL << INTERCEPT_VMLOAD) |
586                                 (1ULL << INTERCEPT_VMSAVE) |
587                                 (1ULL << INTERCEPT_STGI) |
588                                 (1ULL << INTERCEPT_CLGI) |
589                                 (1ULL << INTERCEPT_SKINIT) |
590                                 (1ULL << INTERCEPT_WBINVD) |
591                                 (1ULL << INTERCEPT_MONITOR) |
592                                 (1ULL << INTERCEPT_MWAIT);
593
594         control->iopm_base_pa = iopm_base;
595         control->msrpm_base_pa = __pa(svm->msrpm);
596         control->tsc_offset = 0;
597         control->int_ctl = V_INTR_MASKING_MASK;
598
599         init_seg(&save->es);
600         init_seg(&save->ss);
601         init_seg(&save->ds);
602         init_seg(&save->fs);
603         init_seg(&save->gs);
604
605         save->cs.selector = 0xf000;
606         /* Executable/Readable Code Segment */
607         save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK |
608                 SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK;
609         save->cs.limit = 0xffff;
610         /*
611          * cs.base should really be 0xffff0000, but vmx can't handle that, so
612          * be consistent with it.
613          *
614          * Replace when we have real mode working for vmx.
615          */
616         save->cs.base = 0xf0000;
617
618         save->gdtr.limit = 0xffff;
619         save->idtr.limit = 0xffff;
620
621         init_sys_seg(&save->ldtr, SEG_TYPE_LDT);
622         init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16);
623
624         save->efer = EFER_SVME;
625         save->dr6 = 0xffff0ff0;
626         save->dr7 = 0x400;
627         save->rflags = 2;
628         save->rip = 0x0000fff0;
629         svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip;
630
631         /* This is the guest-visible cr0 value.
632          * svm_set_cr0() sets PG and WP and clears NW and CD on save->cr0.
633          */
634         svm->vcpu.arch.cr0 = X86_CR0_NW | X86_CR0_CD | X86_CR0_ET;
635         kvm_set_cr0(&svm->vcpu, svm->vcpu.arch.cr0);
636
637         save->cr4 = X86_CR4_PAE;
638         /* rdx = ?? */
639
640         if (npt_enabled) {
641                 /* Setup VMCB for Nested Paging */
642                 control->nested_ctl = 1;
643                 control->intercept &= ~((1ULL << INTERCEPT_TASK_SWITCH) |
644                                         (1ULL << INTERCEPT_INVLPG));
645                 control->intercept_exceptions &= ~(1 << PF_VECTOR);
646                 control->intercept_cr_read &= ~(INTERCEPT_CR0_MASK|
647                                                 INTERCEPT_CR3_MASK);
648                 control->intercept_cr_write &= ~(INTERCEPT_CR0_MASK|
649                                                  INTERCEPT_CR3_MASK);
650                 save->g_pat = 0x0007040600070406ULL;
651                 save->cr3 = 0;
652                 save->cr4 = 0;
653         }
654         force_new_asid(&svm->vcpu);
655
656         svm->nested.vmcb = 0;
657         svm->vcpu.arch.hflags = 0;
658
659         if (svm_has(SVM_FEATURE_PAUSE_FILTER)) {
660                 control->pause_filter_count = 3000;
661                 control->intercept |= (1ULL << INTERCEPT_PAUSE);
662         }
663
664         enable_gif(svm);
665 }
666
667 static int svm_vcpu_reset(struct kvm_vcpu *vcpu)
668 {
669         struct vcpu_svm *svm = to_svm(vcpu);
670
671         init_vmcb(svm);
672
673         if (!kvm_vcpu_is_bsp(vcpu)) {
674                 kvm_rip_write(vcpu, 0);
675                 svm->vmcb->save.cs.base = svm->vcpu.arch.sipi_vector << 12;
676                 svm->vmcb->save.cs.selector = svm->vcpu.arch.sipi_vector << 8;
677         }
678         vcpu->arch.regs_avail = ~0;
679         vcpu->arch.regs_dirty = ~0;
680
681         return 0;
682 }
683
684 static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id)
685 {
686         struct vcpu_svm *svm;
687         struct page *page;
688         struct page *msrpm_pages;
689         struct page *hsave_page;
690         struct page *nested_msrpm_pages;
691         int err;
692
693         svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL);
694         if (!svm) {
695                 err = -ENOMEM;
696                 goto out;
697         }
698
699         err = kvm_vcpu_init(&svm->vcpu, kvm, id);
700         if (err)
701                 goto free_svm;
702
703         page = alloc_page(GFP_KERNEL);
704         if (!page) {
705                 err = -ENOMEM;
706                 goto uninit;
707         }
708
709         err = -ENOMEM;
710         msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
711         if (!msrpm_pages)
712                 goto uninit;
713
714         nested_msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
715         if (!nested_msrpm_pages)
716                 goto uninit;
717
718         svm->msrpm = page_address(msrpm_pages);
719         svm_vcpu_init_msrpm(svm->msrpm);
720
721         hsave_page = alloc_page(GFP_KERNEL);
722         if (!hsave_page)
723                 goto uninit;
724         svm->nested.hsave = page_address(hsave_page);
725
726         svm->nested.msrpm = page_address(nested_msrpm_pages);
727
728         svm->vmcb = page_address(page);
729         clear_page(svm->vmcb);
730         svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT;
731         svm->asid_generation = 0;
732         init_vmcb(svm);
733
734         fx_init(&svm->vcpu);
735         svm->vcpu.fpu_active = 1;
736         svm->vcpu.arch.apic_base = 0xfee00000 | MSR_IA32_APICBASE_ENABLE;
737         if (kvm_vcpu_is_bsp(&svm->vcpu))
738                 svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP;
739
740         return &svm->vcpu;
741
742 uninit:
743         kvm_vcpu_uninit(&svm->vcpu);
744 free_svm:
745         kmem_cache_free(kvm_vcpu_cache, svm);
746 out:
747         return ERR_PTR(err);
748 }
749
750 static void svm_free_vcpu(struct kvm_vcpu *vcpu)
751 {
752         struct vcpu_svm *svm = to_svm(vcpu);
753
754         __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT));
755         __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER);
756         __free_page(virt_to_page(svm->nested.hsave));
757         __free_pages(virt_to_page(svm->nested.msrpm), MSRPM_ALLOC_ORDER);
758         kvm_vcpu_uninit(vcpu);
759         kmem_cache_free(kvm_vcpu_cache, svm);
760 }
761
762 static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
763 {
764         struct vcpu_svm *svm = to_svm(vcpu);
765         int i;
766
767         if (unlikely(cpu != vcpu->cpu)) {
768                 u64 delta;
769
770                 /*
771                  * Make sure that the guest sees a monotonically
772                  * increasing TSC.
773                  */
774                 delta = vcpu->arch.host_tsc - native_read_tsc();
775                 svm->vmcb->control.tsc_offset += delta;
776                 if (is_nested(svm))
777                         svm->nested.hsave->control.tsc_offset += delta;
778                 vcpu->cpu = cpu;
779                 kvm_migrate_timers(vcpu);
780                 svm->asid_generation = 0;
781         }
782
783         for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++)
784                 rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]);
785 }
786
787 static void svm_vcpu_put(struct kvm_vcpu *vcpu)
788 {
789         struct vcpu_svm *svm = to_svm(vcpu);
790         int i;
791
792         ++vcpu->stat.host_state_reload;
793         for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++)
794                 wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]);
795
796         vcpu->arch.host_tsc = native_read_tsc();
797 }
798
799 static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu)
800 {
801         return to_svm(vcpu)->vmcb->save.rflags;
802 }
803
804 static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
805 {
806         to_svm(vcpu)->vmcb->save.rflags = rflags;
807 }
808
809 static void svm_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg)
810 {
811         switch (reg) {
812         case VCPU_EXREG_PDPTR:
813                 BUG_ON(!npt_enabled);
814                 load_pdptrs(vcpu, vcpu->arch.cr3);
815                 break;
816         default:
817                 BUG();
818         }
819 }
820
821 static void svm_set_vintr(struct vcpu_svm *svm)
822 {
823         svm->vmcb->control.intercept |= 1ULL << INTERCEPT_VINTR;
824 }
825
826 static void svm_clear_vintr(struct vcpu_svm *svm)
827 {
828         svm->vmcb->control.intercept &= ~(1ULL << INTERCEPT_VINTR);
829 }
830
831 static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg)
832 {
833         struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save;
834
835         switch (seg) {
836         case VCPU_SREG_CS: return &save->cs;
837         case VCPU_SREG_DS: return &save->ds;
838         case VCPU_SREG_ES: return &save->es;
839         case VCPU_SREG_FS: return &save->fs;
840         case VCPU_SREG_GS: return &save->gs;
841         case VCPU_SREG_SS: return &save->ss;
842         case VCPU_SREG_TR: return &save->tr;
843         case VCPU_SREG_LDTR: return &save->ldtr;
844         }
845         BUG();
846         return NULL;
847 }
848
849 static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg)
850 {
851         struct vmcb_seg *s = svm_seg(vcpu, seg);
852
853         return s->base;
854 }
855
856 static void svm_get_segment(struct kvm_vcpu *vcpu,
857                             struct kvm_segment *var, int seg)
858 {
859         struct vmcb_seg *s = svm_seg(vcpu, seg);
860
861         var->base = s->base;
862         var->limit = s->limit;
863         var->selector = s->selector;
864         var->type = s->attrib & SVM_SELECTOR_TYPE_MASK;
865         var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1;
866         var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3;
867         var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1;
868         var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1;
869         var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1;
870         var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1;
871         var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1;
872
873         /* AMD's VMCB does not have an explicit unusable field, so emulate it
874          * for cross vendor migration purposes by "not present"
875          */
876         var->unusable = !var->present || (var->type == 0);
877
878         switch (seg) {
879         case VCPU_SREG_CS:
880                 /*
881                  * SVM always stores 0 for the 'G' bit in the CS selector in
882                  * the VMCB on a VMEXIT. This hurts cross-vendor migration:
883                  * Intel's VMENTRY has a check on the 'G' bit.
884                  */
885                 var->g = s->limit > 0xfffff;
886                 break;
887         case VCPU_SREG_TR:
888                 /*
889                  * Work around a bug where the busy flag in the tr selector
890                  * isn't exposed
891                  */
892                 var->type |= 0x2;
893                 break;
894         case VCPU_SREG_DS:
895         case VCPU_SREG_ES:
896         case VCPU_SREG_FS:
897         case VCPU_SREG_GS:
898                 /*
899                  * The accessed bit must always be set in the segment
900                  * descriptor cache, although it can be cleared in the
901                  * descriptor, the cached bit always remains at 1. Since
902                  * Intel has a check on this, set it here to support
903                  * cross-vendor migration.
904                  */
905                 if (!var->unusable)
906                         var->type |= 0x1;
907                 break;
908         case VCPU_SREG_SS:
909                 /* On AMD CPUs sometimes the DB bit in the segment
910                  * descriptor is left as 1, although the whole segment has
911                  * been made unusable. Clear it here to pass an Intel VMX
912                  * entry check when cross vendor migrating.
913                  */
914                 if (var->unusable)
915                         var->db = 0;
916                 break;
917         }
918 }
919
920 static int svm_get_cpl(struct kvm_vcpu *vcpu)
921 {
922         struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save;
923
924         return save->cpl;
925 }
926
927 static void svm_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
928 {
929         struct vcpu_svm *svm = to_svm(vcpu);
930
931         dt->limit = svm->vmcb->save.idtr.limit;
932         dt->base = svm->vmcb->save.idtr.base;
933 }
934
935 static void svm_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
936 {
937         struct vcpu_svm *svm = to_svm(vcpu);
938
939         svm->vmcb->save.idtr.limit = dt->limit;
940         svm->vmcb->save.idtr.base = dt->base ;
941 }
942
943 static void svm_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
944 {
945         struct vcpu_svm *svm = to_svm(vcpu);
946
947         dt->limit = svm->vmcb->save.gdtr.limit;
948         dt->base = svm->vmcb->save.gdtr.base;
949 }
950
951 static void svm_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
952 {
953         struct vcpu_svm *svm = to_svm(vcpu);
954
955         svm->vmcb->save.gdtr.limit = dt->limit;
956         svm->vmcb->save.gdtr.base = dt->base ;
957 }
958
959 static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu)
960 {
961 }
962
963 static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
964 {
965         struct vcpu_svm *svm = to_svm(vcpu);
966
967 #ifdef CONFIG_X86_64
968         if (vcpu->arch.shadow_efer & EFER_LME) {
969                 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
970                         vcpu->arch.shadow_efer |= EFER_LMA;
971                         svm->vmcb->save.efer |= EFER_LMA | EFER_LME;
972                 }
973
974                 if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) {
975                         vcpu->arch.shadow_efer &= ~EFER_LMA;
976                         svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME);
977                 }
978         }
979 #endif
980         if (npt_enabled)
981                 goto set;
982
983         if ((vcpu->arch.cr0 & X86_CR0_TS) && !(cr0 & X86_CR0_TS)) {
984                 svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR);
985                 vcpu->fpu_active = 1;
986         }
987
988         vcpu->arch.cr0 = cr0;
989         cr0 |= X86_CR0_PG | X86_CR0_WP;
990         if (!vcpu->fpu_active) {
991                 svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR);
992                 cr0 |= X86_CR0_TS;
993         }
994 set:
995         /*
996          * re-enable caching here because the QEMU bios
997          * does not do it - this results in some delay at
998          * reboot
999          */
1000         cr0 &= ~(X86_CR0_CD | X86_CR0_NW);
1001         svm->vmcb->save.cr0 = cr0;
1002 }
1003
1004 static void svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
1005 {
1006         unsigned long host_cr4_mce = read_cr4() & X86_CR4_MCE;
1007         unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4;
1008
1009         if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE))
1010                 force_new_asid(vcpu);
1011
1012         vcpu->arch.cr4 = cr4;
1013         if (!npt_enabled)
1014                 cr4 |= X86_CR4_PAE;
1015         cr4 |= host_cr4_mce;
1016         to_svm(vcpu)->vmcb->save.cr4 = cr4;
1017 }
1018
1019 static void svm_set_segment(struct kvm_vcpu *vcpu,
1020                             struct kvm_segment *var, int seg)
1021 {
1022         struct vcpu_svm *svm = to_svm(vcpu);
1023         struct vmcb_seg *s = svm_seg(vcpu, seg);
1024
1025         s->base = var->base;
1026         s->limit = var->limit;
1027         s->selector = var->selector;
1028         if (var->unusable)
1029                 s->attrib = 0;
1030         else {
1031                 s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK);
1032                 s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT;
1033                 s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT;
1034                 s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT;
1035                 s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT;
1036                 s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT;
1037                 s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT;
1038                 s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT;
1039         }
1040         if (seg == VCPU_SREG_CS)
1041                 svm->vmcb->save.cpl
1042                         = (svm->vmcb->save.cs.attrib
1043                            >> SVM_SELECTOR_DPL_SHIFT) & 3;
1044
1045 }
1046
1047 static void update_db_intercept(struct kvm_vcpu *vcpu)
1048 {
1049         struct vcpu_svm *svm = to_svm(vcpu);
1050
1051         svm->vmcb->control.intercept_exceptions &=
1052                 ~((1 << DB_VECTOR) | (1 << BP_VECTOR));
1053
1054         if (svm->nmi_singlestep)
1055                 svm->vmcb->control.intercept_exceptions |= (1 << DB_VECTOR);
1056
1057         if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) {
1058                 if (vcpu->guest_debug &
1059                     (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))
1060                         svm->vmcb->control.intercept_exceptions |=
1061                                 1 << DB_VECTOR;
1062                 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
1063                         svm->vmcb->control.intercept_exceptions |=
1064                                 1 << BP_VECTOR;
1065         } else
1066                 vcpu->guest_debug = 0;
1067 }
1068
1069 static void svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_guest_debug *dbg)
1070 {
1071         struct vcpu_svm *svm = to_svm(vcpu);
1072
1073         if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1074                 svm->vmcb->save.dr7 = dbg->arch.debugreg[7];
1075         else
1076                 svm->vmcb->save.dr7 = vcpu->arch.dr7;
1077
1078         update_db_intercept(vcpu);
1079 }
1080
1081 static void load_host_msrs(struct kvm_vcpu *vcpu)
1082 {
1083 #ifdef CONFIG_X86_64
1084         wrmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base);
1085 #endif
1086 }
1087
1088 static void save_host_msrs(struct kvm_vcpu *vcpu)
1089 {
1090 #ifdef CONFIG_X86_64
1091         rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base);
1092 #endif
1093 }
1094
1095 static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *svm_data)
1096 {
1097         if (svm_data->next_asid > svm_data->max_asid) {
1098                 ++svm_data->asid_generation;
1099                 svm_data->next_asid = 1;
1100                 svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID;
1101         }
1102
1103         svm->asid_generation = svm_data->asid_generation;
1104         svm->vmcb->control.asid = svm_data->next_asid++;
1105 }
1106
1107 static unsigned long svm_get_dr(struct kvm_vcpu *vcpu, int dr)
1108 {
1109         struct vcpu_svm *svm = to_svm(vcpu);
1110         unsigned long val;
1111
1112         switch (dr) {
1113         case 0 ... 3:
1114                 val = vcpu->arch.db[dr];
1115                 break;
1116         case 6:
1117                 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1118                         val = vcpu->arch.dr6;
1119                 else
1120                         val = svm->vmcb->save.dr6;
1121                 break;
1122         case 7:
1123                 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1124                         val = vcpu->arch.dr7;
1125                 else
1126                         val = svm->vmcb->save.dr7;
1127                 break;
1128         default:
1129                 val = 0;
1130         }
1131
1132         return val;
1133 }
1134
1135 static void svm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long value,
1136                        int *exception)
1137 {
1138         struct vcpu_svm *svm = to_svm(vcpu);
1139
1140         *exception = 0;
1141
1142         switch (dr) {
1143         case 0 ... 3:
1144                 vcpu->arch.db[dr] = value;
1145                 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
1146                         vcpu->arch.eff_db[dr] = value;
1147                 return;
1148         case 4 ... 5:
1149                 if (vcpu->arch.cr4 & X86_CR4_DE)
1150                         *exception = UD_VECTOR;
1151                 return;
1152         case 6:
1153                 if (value & 0xffffffff00000000ULL) {
1154                         *exception = GP_VECTOR;
1155                         return;
1156                 }
1157                 vcpu->arch.dr6 = (value & DR6_VOLATILE) | DR6_FIXED_1;
1158                 return;
1159         case 7:
1160                 if (value & 0xffffffff00000000ULL) {
1161                         *exception = GP_VECTOR;
1162                         return;
1163                 }
1164                 vcpu->arch.dr7 = (value & DR7_VOLATILE) | DR7_FIXED_1;
1165                 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
1166                         svm->vmcb->save.dr7 = vcpu->arch.dr7;
1167                         vcpu->arch.switch_db_regs = (value & DR7_BP_EN_MASK);
1168                 }
1169                 return;
1170         default:
1171                 /* FIXME: Possible case? */
1172                 printk(KERN_DEBUG "%s: unexpected dr %u\n",
1173                        __func__, dr);
1174                 *exception = UD_VECTOR;
1175                 return;
1176         }
1177 }
1178
1179 static int pf_interception(struct vcpu_svm *svm)
1180 {
1181         u64 fault_address;
1182         u32 error_code;
1183
1184         fault_address  = svm->vmcb->control.exit_info_2;
1185         error_code = svm->vmcb->control.exit_info_1;
1186
1187         trace_kvm_page_fault(fault_address, error_code);
1188         if (!npt_enabled && kvm_event_needs_reinjection(&svm->vcpu))
1189                 kvm_mmu_unprotect_page_virt(&svm->vcpu, fault_address);
1190         return kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code);
1191 }
1192
1193 static int db_interception(struct vcpu_svm *svm)
1194 {
1195         struct kvm_run *kvm_run = svm->vcpu.run;
1196
1197         if (!(svm->vcpu.guest_debug &
1198               (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) &&
1199                 !svm->nmi_singlestep) {
1200                 kvm_queue_exception(&svm->vcpu, DB_VECTOR);
1201                 return 1;
1202         }
1203
1204         if (svm->nmi_singlestep) {
1205                 svm->nmi_singlestep = false;
1206                 if (!(svm->vcpu.guest_debug & KVM_GUESTDBG_SINGLESTEP))
1207                         svm->vmcb->save.rflags &=
1208                                 ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
1209                 update_db_intercept(&svm->vcpu);
1210         }
1211
1212         if (svm->vcpu.guest_debug &
1213             (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)){
1214                 kvm_run->exit_reason = KVM_EXIT_DEBUG;
1215                 kvm_run->debug.arch.pc =
1216                         svm->vmcb->save.cs.base + svm->vmcb->save.rip;
1217                 kvm_run->debug.arch.exception = DB_VECTOR;
1218                 return 0;
1219         }
1220
1221         return 1;
1222 }
1223
1224 static int bp_interception(struct vcpu_svm *svm)
1225 {
1226         struct kvm_run *kvm_run = svm->vcpu.run;
1227
1228         kvm_run->exit_reason = KVM_EXIT_DEBUG;
1229         kvm_run->debug.arch.pc = svm->vmcb->save.cs.base + svm->vmcb->save.rip;
1230         kvm_run->debug.arch.exception = BP_VECTOR;
1231         return 0;
1232 }
1233
1234 static int ud_interception(struct vcpu_svm *svm)
1235 {
1236         int er;
1237
1238         er = emulate_instruction(&svm->vcpu, 0, 0, EMULTYPE_TRAP_UD);
1239         if (er != EMULATE_DONE)
1240                 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
1241         return 1;
1242 }
1243
1244 static int nm_interception(struct vcpu_svm *svm)
1245 {
1246         svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR);
1247         if (!(svm->vcpu.arch.cr0 & X86_CR0_TS))
1248                 svm->vmcb->save.cr0 &= ~X86_CR0_TS;
1249         svm->vcpu.fpu_active = 1;
1250
1251         return 1;
1252 }
1253
1254 static int mc_interception(struct vcpu_svm *svm)
1255 {
1256         /*
1257          * On an #MC intercept the MCE handler is not called automatically in
1258          * the host. So do it by hand here.
1259          */
1260         asm volatile (
1261                 "int $0x12\n");
1262         /* not sure if we ever come back to this point */
1263
1264         return 1;
1265 }
1266
1267 static int shutdown_interception(struct vcpu_svm *svm)
1268 {
1269         struct kvm_run *kvm_run = svm->vcpu.run;
1270
1271         /*
1272          * VMCB is undefined after a SHUTDOWN intercept
1273          * so reinitialize it.
1274          */
1275         clear_page(svm->vmcb);
1276         init_vmcb(svm);
1277
1278         kvm_run->exit_reason = KVM_EXIT_SHUTDOWN;
1279         return 0;
1280 }
1281
1282 static int io_interception(struct vcpu_svm *svm)
1283 {
1284         u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */
1285         int size, in, string;
1286         unsigned port;
1287
1288         ++svm->vcpu.stat.io_exits;
1289
1290         svm->next_rip = svm->vmcb->control.exit_info_2;
1291
1292         string = (io_info & SVM_IOIO_STR_MASK) != 0;
1293
1294         if (string) {
1295                 if (emulate_instruction(&svm->vcpu,
1296                                         0, 0, 0) == EMULATE_DO_MMIO)
1297                         return 0;
1298                 return 1;
1299         }
1300
1301         in = (io_info & SVM_IOIO_TYPE_MASK) != 0;
1302         port = io_info >> 16;
1303         size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT;
1304
1305         skip_emulated_instruction(&svm->vcpu);
1306         return kvm_emulate_pio(&svm->vcpu, in, size, port);
1307 }
1308
1309 static int nmi_interception(struct vcpu_svm *svm)
1310 {
1311         return 1;
1312 }
1313
1314 static int intr_interception(struct vcpu_svm *svm)
1315 {
1316         ++svm->vcpu.stat.irq_exits;
1317         return 1;
1318 }
1319
1320 static int nop_on_interception(struct vcpu_svm *svm)
1321 {
1322         return 1;
1323 }
1324
1325 static int halt_interception(struct vcpu_svm *svm)
1326 {
1327         svm->next_rip = kvm_rip_read(&svm->vcpu) + 1;
1328         skip_emulated_instruction(&svm->vcpu);
1329         return kvm_emulate_halt(&svm->vcpu);
1330 }
1331
1332 static int vmmcall_interception(struct vcpu_svm *svm)
1333 {
1334         svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1335         skip_emulated_instruction(&svm->vcpu);
1336         kvm_emulate_hypercall(&svm->vcpu);
1337         return 1;
1338 }
1339
1340 static int nested_svm_check_permissions(struct vcpu_svm *svm)
1341 {
1342         if (!(svm->vcpu.arch.shadow_efer & EFER_SVME)
1343             || !is_paging(&svm->vcpu)) {
1344                 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
1345                 return 1;
1346         }
1347
1348         if (svm->vmcb->save.cpl) {
1349                 kvm_inject_gp(&svm->vcpu, 0);
1350                 return 1;
1351         }
1352
1353        return 0;
1354 }
1355
1356 static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr,
1357                                       bool has_error_code, u32 error_code)
1358 {
1359         if (!is_nested(svm))
1360                 return 0;
1361
1362         svm->vmcb->control.exit_code = SVM_EXIT_EXCP_BASE + nr;
1363         svm->vmcb->control.exit_code_hi = 0;
1364         svm->vmcb->control.exit_info_1 = error_code;
1365         svm->vmcb->control.exit_info_2 = svm->vcpu.arch.cr2;
1366
1367         return nested_svm_exit_handled(svm);
1368 }
1369
1370 static inline int nested_svm_intr(struct vcpu_svm *svm)
1371 {
1372         if (!is_nested(svm))
1373                 return 0;
1374
1375         if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK))
1376                 return 0;
1377
1378         if (!(svm->vcpu.arch.hflags & HF_HIF_MASK))
1379                 return 0;
1380
1381         svm->vmcb->control.exit_code = SVM_EXIT_INTR;
1382
1383         if (svm->nested.intercept & 1ULL) {
1384                 /*
1385                  * The #vmexit can't be emulated here directly because this
1386                  * code path runs with irqs and preemtion disabled. A
1387                  * #vmexit emulation might sleep. Only signal request for
1388                  * the #vmexit here.
1389                  */
1390                 svm->nested.exit_required = true;
1391                 trace_kvm_nested_intr_vmexit(svm->vmcb->save.rip);
1392                 return 1;
1393         }
1394
1395         return 0;
1396 }
1397
1398 static void *nested_svm_map(struct vcpu_svm *svm, u64 gpa, enum km_type idx)
1399 {
1400         struct page *page;
1401
1402         page = gfn_to_page(svm->vcpu.kvm, gpa >> PAGE_SHIFT);
1403         if (is_error_page(page))
1404                 goto error;
1405
1406         return kmap_atomic(page, idx);
1407
1408 error:
1409         kvm_release_page_clean(page);
1410         kvm_inject_gp(&svm->vcpu, 0);
1411
1412         return NULL;
1413 }
1414
1415 static void nested_svm_unmap(void *addr, enum km_type idx)
1416 {
1417         struct page *page;
1418
1419         if (!addr)
1420                 return;
1421
1422         page = kmap_atomic_to_page(addr);
1423
1424         kunmap_atomic(addr, idx);
1425         kvm_release_page_dirty(page);
1426 }
1427
1428 static bool nested_svm_exit_handled_msr(struct vcpu_svm *svm)
1429 {
1430         u32 param = svm->vmcb->control.exit_info_1 & 1;
1431         u32 msr = svm->vcpu.arch.regs[VCPU_REGS_RCX];
1432         bool ret = false;
1433         u32 t0, t1;
1434         u8 *msrpm;
1435
1436         if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT)))
1437                 return false;
1438
1439         msrpm = nested_svm_map(svm, svm->nested.vmcb_msrpm, KM_USER0);
1440
1441         if (!msrpm)
1442                 goto out;
1443
1444         switch (msr) {
1445         case 0 ... 0x1fff:
1446                 t0 = (msr * 2) % 8;
1447                 t1 = msr / 8;
1448                 break;
1449         case 0xc0000000 ... 0xc0001fff:
1450                 t0 = (8192 + msr - 0xc0000000) * 2;
1451                 t1 = (t0 / 8);
1452                 t0 %= 8;
1453                 break;
1454         case 0xc0010000 ... 0xc0011fff:
1455                 t0 = (16384 + msr - 0xc0010000) * 2;
1456                 t1 = (t0 / 8);
1457                 t0 %= 8;
1458                 break;
1459         default:
1460                 ret = true;
1461                 goto out;
1462         }
1463
1464         ret = msrpm[t1] & ((1 << param) << t0);
1465
1466 out:
1467         nested_svm_unmap(msrpm, KM_USER0);
1468
1469         return ret;
1470 }
1471
1472 static int nested_svm_exit_special(struct vcpu_svm *svm)
1473 {
1474         u32 exit_code = svm->vmcb->control.exit_code;
1475
1476         switch (exit_code) {
1477         case SVM_EXIT_INTR:
1478         case SVM_EXIT_NMI:
1479                 return NESTED_EXIT_HOST;
1480                 /* For now we are always handling NPFs when using them */
1481         case SVM_EXIT_NPF:
1482                 if (npt_enabled)
1483                         return NESTED_EXIT_HOST;
1484                 break;
1485         /* When we're shadowing, trap PFs */
1486         case SVM_EXIT_EXCP_BASE + PF_VECTOR:
1487                 if (!npt_enabled)
1488                         return NESTED_EXIT_HOST;
1489                 break;
1490         default:
1491                 break;
1492         }
1493
1494         return NESTED_EXIT_CONTINUE;
1495 }
1496
1497 /*
1498  * If this function returns true, this #vmexit was already handled
1499  */
1500 static int nested_svm_exit_handled(struct vcpu_svm *svm)
1501 {
1502         u32 exit_code = svm->vmcb->control.exit_code;
1503         int vmexit = NESTED_EXIT_HOST;
1504
1505         switch (exit_code) {
1506         case SVM_EXIT_MSR:
1507                 vmexit = nested_svm_exit_handled_msr(svm);
1508                 break;
1509         case SVM_EXIT_READ_CR0 ... SVM_EXIT_READ_CR8: {
1510                 u32 cr_bits = 1 << (exit_code - SVM_EXIT_READ_CR0);
1511                 if (svm->nested.intercept_cr_read & cr_bits)
1512                         vmexit = NESTED_EXIT_DONE;
1513                 break;
1514         }
1515         case SVM_EXIT_WRITE_CR0 ... SVM_EXIT_WRITE_CR8: {
1516                 u32 cr_bits = 1 << (exit_code - SVM_EXIT_WRITE_CR0);
1517                 if (svm->nested.intercept_cr_write & cr_bits)
1518                         vmexit = NESTED_EXIT_DONE;
1519                 break;
1520         }
1521         case SVM_EXIT_READ_DR0 ... SVM_EXIT_READ_DR7: {
1522                 u32 dr_bits = 1 << (exit_code - SVM_EXIT_READ_DR0);
1523                 if (svm->nested.intercept_dr_read & dr_bits)
1524                         vmexit = NESTED_EXIT_DONE;
1525                 break;
1526         }
1527         case SVM_EXIT_WRITE_DR0 ... SVM_EXIT_WRITE_DR7: {
1528                 u32 dr_bits = 1 << (exit_code - SVM_EXIT_WRITE_DR0);
1529                 if (svm->nested.intercept_dr_write & dr_bits)
1530                         vmexit = NESTED_EXIT_DONE;
1531                 break;
1532         }
1533         case SVM_EXIT_EXCP_BASE ... SVM_EXIT_EXCP_BASE + 0x1f: {
1534                 u32 excp_bits = 1 << (exit_code - SVM_EXIT_EXCP_BASE);
1535                 if (svm->nested.intercept_exceptions & excp_bits)
1536                         vmexit = NESTED_EXIT_DONE;
1537                 break;
1538         }
1539         default: {
1540                 u64 exit_bits = 1ULL << (exit_code - SVM_EXIT_INTR);
1541                 if (svm->nested.intercept & exit_bits)
1542                         vmexit = NESTED_EXIT_DONE;
1543         }
1544         }
1545
1546         if (vmexit == NESTED_EXIT_DONE) {
1547                 nested_svm_vmexit(svm);
1548         }
1549
1550         return vmexit;
1551 }
1552
1553 static inline void copy_vmcb_control_area(struct vmcb *dst_vmcb, struct vmcb *from_vmcb)
1554 {
1555         struct vmcb_control_area *dst  = &dst_vmcb->control;
1556         struct vmcb_control_area *from = &from_vmcb->control;
1557
1558         dst->intercept_cr_read    = from->intercept_cr_read;
1559         dst->intercept_cr_write   = from->intercept_cr_write;
1560         dst->intercept_dr_read    = from->intercept_dr_read;
1561         dst->intercept_dr_write   = from->intercept_dr_write;
1562         dst->intercept_exceptions = from->intercept_exceptions;
1563         dst->intercept            = from->intercept;
1564         dst->iopm_base_pa         = from->iopm_base_pa;
1565         dst->msrpm_base_pa        = from->msrpm_base_pa;
1566         dst->tsc_offset           = from->tsc_offset;
1567         dst->asid                 = from->asid;
1568         dst->tlb_ctl              = from->tlb_ctl;
1569         dst->int_ctl              = from->int_ctl;
1570         dst->int_vector           = from->int_vector;
1571         dst->int_state            = from->int_state;
1572         dst->exit_code            = from->exit_code;
1573         dst->exit_code_hi         = from->exit_code_hi;
1574         dst->exit_info_1          = from->exit_info_1;
1575         dst->exit_info_2          = from->exit_info_2;
1576         dst->exit_int_info        = from->exit_int_info;
1577         dst->exit_int_info_err    = from->exit_int_info_err;
1578         dst->nested_ctl           = from->nested_ctl;
1579         dst->event_inj            = from->event_inj;
1580         dst->event_inj_err        = from->event_inj_err;
1581         dst->nested_cr3           = from->nested_cr3;
1582         dst->lbr_ctl              = from->lbr_ctl;
1583 }
1584
1585 static int nested_svm_vmexit(struct vcpu_svm *svm)
1586 {
1587         struct vmcb *nested_vmcb;
1588         struct vmcb *hsave = svm->nested.hsave;
1589         struct vmcb *vmcb = svm->vmcb;
1590
1591         trace_kvm_nested_vmexit_inject(vmcb->control.exit_code,
1592                                        vmcb->control.exit_info_1,
1593                                        vmcb->control.exit_info_2,
1594                                        vmcb->control.exit_int_info,
1595                                        vmcb->control.exit_int_info_err);
1596
1597         nested_vmcb = nested_svm_map(svm, svm->nested.vmcb, KM_USER0);
1598         if (!nested_vmcb)
1599                 return 1;
1600
1601         /* Give the current vmcb to the guest */
1602         disable_gif(svm);
1603
1604         nested_vmcb->save.es     = vmcb->save.es;
1605         nested_vmcb->save.cs     = vmcb->save.cs;
1606         nested_vmcb->save.ss     = vmcb->save.ss;
1607         nested_vmcb->save.ds     = vmcb->save.ds;
1608         nested_vmcb->save.gdtr   = vmcb->save.gdtr;
1609         nested_vmcb->save.idtr   = vmcb->save.idtr;
1610         if (npt_enabled)
1611                 nested_vmcb->save.cr3    = vmcb->save.cr3;
1612         nested_vmcb->save.cr2    = vmcb->save.cr2;
1613         nested_vmcb->save.rflags = vmcb->save.rflags;
1614         nested_vmcb->save.rip    = vmcb->save.rip;
1615         nested_vmcb->save.rsp    = vmcb->save.rsp;
1616         nested_vmcb->save.rax    = vmcb->save.rax;
1617         nested_vmcb->save.dr7    = vmcb->save.dr7;
1618         nested_vmcb->save.dr6    = vmcb->save.dr6;
1619         nested_vmcb->save.cpl    = vmcb->save.cpl;
1620
1621         nested_vmcb->control.int_ctl           = vmcb->control.int_ctl;
1622         nested_vmcb->control.int_vector        = vmcb->control.int_vector;
1623         nested_vmcb->control.int_state         = vmcb->control.int_state;
1624         nested_vmcb->control.exit_code         = vmcb->control.exit_code;
1625         nested_vmcb->control.exit_code_hi      = vmcb->control.exit_code_hi;
1626         nested_vmcb->control.exit_info_1       = vmcb->control.exit_info_1;
1627         nested_vmcb->control.exit_info_2       = vmcb->control.exit_info_2;
1628         nested_vmcb->control.exit_int_info     = vmcb->control.exit_int_info;
1629         nested_vmcb->control.exit_int_info_err = vmcb->control.exit_int_info_err;
1630
1631         /*
1632          * If we emulate a VMRUN/#VMEXIT in the same host #vmexit cycle we have
1633          * to make sure that we do not lose injected events. So check event_inj
1634          * here and copy it to exit_int_info if it is valid.
1635          * Exit_int_info and event_inj can't be both valid because the case
1636          * below only happens on a VMRUN instruction intercept which has
1637          * no valid exit_int_info set.
1638          */
1639         if (vmcb->control.event_inj & SVM_EVTINJ_VALID) {
1640                 struct vmcb_control_area *nc = &nested_vmcb->control;
1641
1642                 nc->exit_int_info     = vmcb->control.event_inj;
1643                 nc->exit_int_info_err = vmcb->control.event_inj_err;
1644         }
1645
1646         nested_vmcb->control.tlb_ctl           = 0;
1647         nested_vmcb->control.event_inj         = 0;
1648         nested_vmcb->control.event_inj_err     = 0;
1649
1650         /* We always set V_INTR_MASKING and remember the old value in hflags */
1651         if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK))
1652                 nested_vmcb->control.int_ctl &= ~V_INTR_MASKING_MASK;
1653
1654         /* Restore the original control entries */
1655         copy_vmcb_control_area(vmcb, hsave);
1656
1657         kvm_clear_exception_queue(&svm->vcpu);
1658         kvm_clear_interrupt_queue(&svm->vcpu);
1659
1660         /* Restore selected save entries */
1661         svm->vmcb->save.es = hsave->save.es;
1662         svm->vmcb->save.cs = hsave->save.cs;
1663         svm->vmcb->save.ss = hsave->save.ss;
1664         svm->vmcb->save.ds = hsave->save.ds;
1665         svm->vmcb->save.gdtr = hsave->save.gdtr;
1666         svm->vmcb->save.idtr = hsave->save.idtr;
1667         svm->vmcb->save.rflags = hsave->save.rflags;
1668         svm_set_efer(&svm->vcpu, hsave->save.efer);
1669         svm_set_cr0(&svm->vcpu, hsave->save.cr0 | X86_CR0_PE);
1670         svm_set_cr4(&svm->vcpu, hsave->save.cr4);
1671         if (npt_enabled) {
1672                 svm->vmcb->save.cr3 = hsave->save.cr3;
1673                 svm->vcpu.arch.cr3 = hsave->save.cr3;
1674         } else {
1675                 kvm_set_cr3(&svm->vcpu, hsave->save.cr3);
1676         }
1677         kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, hsave->save.rax);
1678         kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, hsave->save.rsp);
1679         kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, hsave->save.rip);
1680         svm->vmcb->save.dr7 = 0;
1681         svm->vmcb->save.cpl = 0;
1682         svm->vmcb->control.exit_int_info = 0;
1683
1684         /* Exit nested SVM mode */
1685         svm->nested.vmcb = 0;
1686
1687         nested_svm_unmap(nested_vmcb, KM_USER0);
1688
1689         kvm_mmu_reset_context(&svm->vcpu);
1690         kvm_mmu_load(&svm->vcpu);
1691
1692         return 0;
1693 }
1694
1695 static bool nested_svm_vmrun_msrpm(struct vcpu_svm *svm)
1696 {
1697         u32 *nested_msrpm;
1698         int i;
1699
1700         nested_msrpm = nested_svm_map(svm, svm->nested.vmcb_msrpm, KM_USER0);
1701         if (!nested_msrpm)
1702                 return false;
1703
1704         for (i=0; i< PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER) / 4; i++)
1705                 svm->nested.msrpm[i] = svm->msrpm[i] | nested_msrpm[i];
1706
1707         svm->vmcb->control.msrpm_base_pa = __pa(svm->nested.msrpm);
1708
1709         nested_svm_unmap(nested_msrpm, KM_USER0);
1710
1711         return true;
1712 }
1713
1714 static bool nested_svm_vmrun(struct vcpu_svm *svm)
1715 {
1716         struct vmcb *nested_vmcb;
1717         struct vmcb *hsave = svm->nested.hsave;
1718         struct vmcb *vmcb = svm->vmcb;
1719
1720         nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, KM_USER0);
1721         if (!nested_vmcb)
1722                 return false;
1723
1724         /* nested_vmcb is our indicator if nested SVM is activated */
1725         svm->nested.vmcb = svm->vmcb->save.rax;
1726
1727         trace_kvm_nested_vmrun(svm->vmcb->save.rip - 3, svm->nested.vmcb,
1728                                nested_vmcb->save.rip,
1729                                nested_vmcb->control.int_ctl,
1730                                nested_vmcb->control.event_inj,
1731                                nested_vmcb->control.nested_ctl);
1732
1733         /* Clear internal status */
1734         kvm_clear_exception_queue(&svm->vcpu);
1735         kvm_clear_interrupt_queue(&svm->vcpu);
1736
1737         /* Save the old vmcb, so we don't need to pick what we save, but
1738            can restore everything when a VMEXIT occurs */
1739         hsave->save.es     = vmcb->save.es;
1740         hsave->save.cs     = vmcb->save.cs;
1741         hsave->save.ss     = vmcb->save.ss;
1742         hsave->save.ds     = vmcb->save.ds;
1743         hsave->save.gdtr   = vmcb->save.gdtr;
1744         hsave->save.idtr   = vmcb->save.idtr;
1745         hsave->save.efer   = svm->vcpu.arch.shadow_efer;
1746         hsave->save.cr0    = svm->vcpu.arch.cr0;
1747         hsave->save.cr4    = svm->vcpu.arch.cr4;
1748         hsave->save.rflags = vmcb->save.rflags;
1749         hsave->save.rip    = svm->next_rip;
1750         hsave->save.rsp    = vmcb->save.rsp;
1751         hsave->save.rax    = vmcb->save.rax;
1752         if (npt_enabled)
1753                 hsave->save.cr3    = vmcb->save.cr3;
1754         else
1755                 hsave->save.cr3    = svm->vcpu.arch.cr3;
1756
1757         copy_vmcb_control_area(hsave, vmcb);
1758
1759         if (svm->vmcb->save.rflags & X86_EFLAGS_IF)
1760                 svm->vcpu.arch.hflags |= HF_HIF_MASK;
1761         else
1762                 svm->vcpu.arch.hflags &= ~HF_HIF_MASK;
1763
1764         /* Load the nested guest state */
1765         svm->vmcb->save.es = nested_vmcb->save.es;
1766         svm->vmcb->save.cs = nested_vmcb->save.cs;
1767         svm->vmcb->save.ss = nested_vmcb->save.ss;
1768         svm->vmcb->save.ds = nested_vmcb->save.ds;
1769         svm->vmcb->save.gdtr = nested_vmcb->save.gdtr;
1770         svm->vmcb->save.idtr = nested_vmcb->save.idtr;
1771         svm->vmcb->save.rflags = nested_vmcb->save.rflags;
1772         svm_set_efer(&svm->vcpu, nested_vmcb->save.efer);
1773         svm_set_cr0(&svm->vcpu, nested_vmcb->save.cr0);
1774         svm_set_cr4(&svm->vcpu, nested_vmcb->save.cr4);
1775         if (npt_enabled) {
1776                 svm->vmcb->save.cr3 = nested_vmcb->save.cr3;
1777                 svm->vcpu.arch.cr3 = nested_vmcb->save.cr3;
1778         } else {
1779                 kvm_set_cr3(&svm->vcpu, nested_vmcb->save.cr3);
1780                 kvm_mmu_reset_context(&svm->vcpu);
1781         }
1782         svm->vmcb->save.cr2 = svm->vcpu.arch.cr2 = nested_vmcb->save.cr2;
1783         kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, nested_vmcb->save.rax);
1784         kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, nested_vmcb->save.rsp);
1785         kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, nested_vmcb->save.rip);
1786         /* In case we don't even reach vcpu_run, the fields are not updated */
1787         svm->vmcb->save.rax = nested_vmcb->save.rax;
1788         svm->vmcb->save.rsp = nested_vmcb->save.rsp;
1789         svm->vmcb->save.rip = nested_vmcb->save.rip;
1790         svm->vmcb->save.dr7 = nested_vmcb->save.dr7;
1791         svm->vmcb->save.dr6 = nested_vmcb->save.dr6;
1792         svm->vmcb->save.cpl = nested_vmcb->save.cpl;
1793
1794         /* We don't want a nested guest to be more powerful than the guest,
1795            so all intercepts are ORed */
1796         svm->vmcb->control.intercept_cr_read |=
1797                 nested_vmcb->control.intercept_cr_read;
1798         svm->vmcb->control.intercept_cr_write |=
1799                 nested_vmcb->control.intercept_cr_write;
1800         svm->vmcb->control.intercept_dr_read |=
1801                 nested_vmcb->control.intercept_dr_read;
1802         svm->vmcb->control.intercept_dr_write |=
1803                 nested_vmcb->control.intercept_dr_write;
1804         svm->vmcb->control.intercept_exceptions |=
1805                 nested_vmcb->control.intercept_exceptions;
1806
1807         svm->vmcb->control.intercept |= nested_vmcb->control.intercept;
1808
1809         svm->nested.vmcb_msrpm = nested_vmcb->control.msrpm_base_pa;
1810
1811         /* cache intercepts */
1812         svm->nested.intercept_cr_read    = nested_vmcb->control.intercept_cr_read;
1813         svm->nested.intercept_cr_write   = nested_vmcb->control.intercept_cr_write;
1814         svm->nested.intercept_dr_read    = nested_vmcb->control.intercept_dr_read;
1815         svm->nested.intercept_dr_write   = nested_vmcb->control.intercept_dr_write;
1816         svm->nested.intercept_exceptions = nested_vmcb->control.intercept_exceptions;
1817         svm->nested.intercept            = nested_vmcb->control.intercept;
1818
1819         force_new_asid(&svm->vcpu);
1820         svm->vmcb->control.int_ctl = nested_vmcb->control.int_ctl | V_INTR_MASKING_MASK;
1821         if (nested_vmcb->control.int_ctl & V_INTR_MASKING_MASK)
1822                 svm->vcpu.arch.hflags |= HF_VINTR_MASK;
1823         else
1824                 svm->vcpu.arch.hflags &= ~HF_VINTR_MASK;
1825
1826         svm->vmcb->control.int_vector = nested_vmcb->control.int_vector;
1827         svm->vmcb->control.int_state = nested_vmcb->control.int_state;
1828         svm->vmcb->control.tsc_offset += nested_vmcb->control.tsc_offset;
1829         svm->vmcb->control.event_inj = nested_vmcb->control.event_inj;
1830         svm->vmcb->control.event_inj_err = nested_vmcb->control.event_inj_err;
1831
1832         nested_svm_unmap(nested_vmcb, KM_USER0);
1833
1834         enable_gif(svm);
1835
1836         return true;
1837 }
1838
1839 static void nested_svm_vmloadsave(struct vmcb *from_vmcb, struct vmcb *to_vmcb)
1840 {
1841         to_vmcb->save.fs = from_vmcb->save.fs;
1842         to_vmcb->save.gs = from_vmcb->save.gs;
1843         to_vmcb->save.tr = from_vmcb->save.tr;
1844         to_vmcb->save.ldtr = from_vmcb->save.ldtr;
1845         to_vmcb->save.kernel_gs_base = from_vmcb->save.kernel_gs_base;
1846         to_vmcb->save.star = from_vmcb->save.star;
1847         to_vmcb->save.lstar = from_vmcb->save.lstar;
1848         to_vmcb->save.cstar = from_vmcb->save.cstar;
1849         to_vmcb->save.sfmask = from_vmcb->save.sfmask;
1850         to_vmcb->save.sysenter_cs = from_vmcb->save.sysenter_cs;
1851         to_vmcb->save.sysenter_esp = from_vmcb->save.sysenter_esp;
1852         to_vmcb->save.sysenter_eip = from_vmcb->save.sysenter_eip;
1853 }
1854
1855 static int vmload_interception(struct vcpu_svm *svm)
1856 {
1857         struct vmcb *nested_vmcb;
1858
1859         if (nested_svm_check_permissions(svm))
1860                 return 1;
1861
1862         svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1863         skip_emulated_instruction(&svm->vcpu);
1864
1865         nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, KM_USER0);
1866         if (!nested_vmcb)
1867                 return 1;
1868
1869         nested_svm_vmloadsave(nested_vmcb, svm->vmcb);
1870         nested_svm_unmap(nested_vmcb, KM_USER0);
1871
1872         return 1;
1873 }
1874
1875 static int vmsave_interception(struct vcpu_svm *svm)
1876 {
1877         struct vmcb *nested_vmcb;
1878
1879         if (nested_svm_check_permissions(svm))
1880                 return 1;
1881
1882         svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1883         skip_emulated_instruction(&svm->vcpu);
1884
1885         nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, KM_USER0);
1886         if (!nested_vmcb)
1887                 return 1;
1888
1889         nested_svm_vmloadsave(svm->vmcb, nested_vmcb);
1890         nested_svm_unmap(nested_vmcb, KM_USER0);
1891
1892         return 1;
1893 }
1894
1895 static int vmrun_interception(struct vcpu_svm *svm)
1896 {
1897         if (nested_svm_check_permissions(svm))
1898                 return 1;
1899
1900         svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1901         skip_emulated_instruction(&svm->vcpu);
1902
1903         if (!nested_svm_vmrun(svm))
1904                 return 1;
1905
1906         if (!nested_svm_vmrun_msrpm(svm))
1907                 goto failed;
1908
1909         return 1;
1910
1911 failed:
1912
1913         svm->vmcb->control.exit_code    = SVM_EXIT_ERR;
1914         svm->vmcb->control.exit_code_hi = 0;
1915         svm->vmcb->control.exit_info_1  = 0;
1916         svm->vmcb->control.exit_info_2  = 0;
1917
1918         nested_svm_vmexit(svm);
1919
1920         return 1;
1921 }
1922
1923 static int stgi_interception(struct vcpu_svm *svm)
1924 {
1925         if (nested_svm_check_permissions(svm))
1926                 return 1;
1927
1928         svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1929         skip_emulated_instruction(&svm->vcpu);
1930
1931         enable_gif(svm);
1932
1933         return 1;
1934 }
1935
1936 static int clgi_interception(struct vcpu_svm *svm)
1937 {
1938         if (nested_svm_check_permissions(svm))
1939                 return 1;
1940
1941         svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1942         skip_emulated_instruction(&svm->vcpu);
1943
1944         disable_gif(svm);
1945
1946         /* After a CLGI no interrupts should come */
1947         svm_clear_vintr(svm);
1948         svm->vmcb->control.int_ctl &= ~V_IRQ_MASK;
1949
1950         return 1;
1951 }
1952
1953 static int invlpga_interception(struct vcpu_svm *svm)
1954 {
1955         struct kvm_vcpu *vcpu = &svm->vcpu;
1956
1957         trace_kvm_invlpga(svm->vmcb->save.rip, vcpu->arch.regs[VCPU_REGS_RCX],
1958                           vcpu->arch.regs[VCPU_REGS_RAX]);
1959
1960         /* Let's treat INVLPGA the same as INVLPG (can be optimized!) */
1961         kvm_mmu_invlpg(vcpu, vcpu->arch.regs[VCPU_REGS_RAX]);
1962
1963         svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1964         skip_emulated_instruction(&svm->vcpu);
1965         return 1;
1966 }
1967
1968 static int skinit_interception(struct vcpu_svm *svm)
1969 {
1970         trace_kvm_skinit(svm->vmcb->save.rip, svm->vcpu.arch.regs[VCPU_REGS_RAX]);
1971
1972         kvm_queue_exception(&svm->vcpu, UD_VECTOR);
1973         return 1;
1974 }
1975
1976 static int invalid_op_interception(struct vcpu_svm *svm)
1977 {
1978         kvm_queue_exception(&svm->vcpu, UD_VECTOR);
1979         return 1;
1980 }
1981
1982 static int task_switch_interception(struct vcpu_svm *svm)
1983 {
1984         u16 tss_selector;
1985         int reason;
1986         int int_type = svm->vmcb->control.exit_int_info &
1987                 SVM_EXITINTINFO_TYPE_MASK;
1988         int int_vec = svm->vmcb->control.exit_int_info & SVM_EVTINJ_VEC_MASK;
1989         uint32_t type =
1990                 svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_TYPE_MASK;
1991         uint32_t idt_v =
1992                 svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID;
1993
1994         tss_selector = (u16)svm->vmcb->control.exit_info_1;
1995
1996         if (svm->vmcb->control.exit_info_2 &
1997             (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET))
1998                 reason = TASK_SWITCH_IRET;
1999         else if (svm->vmcb->control.exit_info_2 &
2000                  (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP))
2001                 reason = TASK_SWITCH_JMP;
2002         else if (idt_v)
2003                 reason = TASK_SWITCH_GATE;
2004         else
2005                 reason = TASK_SWITCH_CALL;
2006
2007         if (reason == TASK_SWITCH_GATE) {
2008                 switch (type) {
2009                 case SVM_EXITINTINFO_TYPE_NMI:
2010                         svm->vcpu.arch.nmi_injected = false;
2011                         break;
2012                 case SVM_EXITINTINFO_TYPE_EXEPT:
2013                         kvm_clear_exception_queue(&svm->vcpu);
2014                         break;
2015                 case SVM_EXITINTINFO_TYPE_INTR:
2016                         kvm_clear_interrupt_queue(&svm->vcpu);
2017                         break;
2018                 default:
2019                         break;
2020                 }
2021         }
2022
2023         if (reason != TASK_SWITCH_GATE ||
2024             int_type == SVM_EXITINTINFO_TYPE_SOFT ||
2025             (int_type == SVM_EXITINTINFO_TYPE_EXEPT &&
2026              (int_vec == OF_VECTOR || int_vec == BP_VECTOR)))
2027                 skip_emulated_instruction(&svm->vcpu);
2028
2029         return kvm_task_switch(&svm->vcpu, tss_selector, reason);
2030 }
2031
2032 static int cpuid_interception(struct vcpu_svm *svm)
2033 {
2034         svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
2035         kvm_emulate_cpuid(&svm->vcpu);
2036         return 1;
2037 }
2038
2039 static int iret_interception(struct vcpu_svm *svm)
2040 {
2041         ++svm->vcpu.stat.nmi_window_exits;
2042         svm->vmcb->control.intercept &= ~(1UL << INTERCEPT_IRET);
2043         svm->vcpu.arch.hflags |= HF_IRET_MASK;
2044         return 1;
2045 }
2046
2047 static int invlpg_interception(struct vcpu_svm *svm)
2048 {
2049         if (emulate_instruction(&svm->vcpu, 0, 0, 0) != EMULATE_DONE)
2050                 pr_unimpl(&svm->vcpu, "%s: failed\n", __func__);
2051         return 1;
2052 }
2053
2054 static int emulate_on_interception(struct vcpu_svm *svm)
2055 {
2056         if (emulate_instruction(&svm->vcpu, 0, 0, 0) != EMULATE_DONE)
2057                 pr_unimpl(&svm->vcpu, "%s: failed\n", __func__);
2058         return 1;
2059 }
2060
2061 static int cr8_write_interception(struct vcpu_svm *svm)
2062 {
2063         struct kvm_run *kvm_run = svm->vcpu.run;
2064
2065         u8 cr8_prev = kvm_get_cr8(&svm->vcpu);
2066         /* instruction emulation calls kvm_set_cr8() */
2067         emulate_instruction(&svm->vcpu, 0, 0, 0);
2068         if (irqchip_in_kernel(svm->vcpu.kvm)) {
2069                 svm->vmcb->control.intercept_cr_write &= ~INTERCEPT_CR8_MASK;
2070                 return 1;
2071         }
2072         if (cr8_prev <= kvm_get_cr8(&svm->vcpu))
2073                 return 1;
2074         kvm_run->exit_reason = KVM_EXIT_SET_TPR;
2075         return 0;
2076 }
2077
2078 static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data)
2079 {
2080         struct vcpu_svm *svm = to_svm(vcpu);
2081
2082         switch (ecx) {
2083         case MSR_IA32_TSC: {
2084                 u64 tsc_offset;
2085
2086                 if (is_nested(svm))
2087                         tsc_offset = svm->nested.hsave->control.tsc_offset;
2088                 else
2089                         tsc_offset = svm->vmcb->control.tsc_offset;
2090
2091                 *data = tsc_offset + native_read_tsc();
2092                 break;
2093         }
2094         case MSR_K6_STAR:
2095                 *data = svm->vmcb->save.star;
2096                 break;
2097 #ifdef CONFIG_X86_64
2098         case MSR_LSTAR:
2099                 *data = svm->vmcb->save.lstar;
2100                 break;
2101         case MSR_CSTAR:
2102                 *data = svm->vmcb->save.cstar;
2103                 break;
2104         case MSR_KERNEL_GS_BASE:
2105                 *data = svm->vmcb->save.kernel_gs_base;
2106                 break;
2107         case MSR_SYSCALL_MASK:
2108                 *data = svm->vmcb->save.sfmask;
2109                 break;
2110 #endif
2111         case MSR_IA32_SYSENTER_CS:
2112                 *data = svm->vmcb->save.sysenter_cs;
2113                 break;
2114         case MSR_IA32_SYSENTER_EIP:
2115                 *data = svm->sysenter_eip;
2116                 break;
2117         case MSR_IA32_SYSENTER_ESP:
2118                 *data = svm->sysenter_esp;
2119                 break;
2120         /* Nobody will change the following 5 values in the VMCB so
2121            we can safely return them on rdmsr. They will always be 0
2122            until LBRV is implemented. */
2123         case MSR_IA32_DEBUGCTLMSR:
2124                 *data = svm->vmcb->save.dbgctl;
2125                 break;
2126         case MSR_IA32_LASTBRANCHFROMIP:
2127                 *data = svm->vmcb->save.br_from;
2128                 break;
2129         case MSR_IA32_LASTBRANCHTOIP:
2130                 *data = svm->vmcb->save.br_to;
2131                 break;
2132         case MSR_IA32_LASTINTFROMIP:
2133                 *data = svm->vmcb->save.last_excp_from;
2134                 break;
2135         case MSR_IA32_LASTINTTOIP:
2136                 *data = svm->vmcb->save.last_excp_to;
2137                 break;
2138         case MSR_VM_HSAVE_PA:
2139                 *data = svm->nested.hsave_msr;
2140                 break;
2141         case MSR_VM_CR:
2142                 *data = 0;
2143                 break;
2144         case MSR_IA32_UCODE_REV:
2145                 *data = 0x01000065;
2146                 break;
2147         default:
2148                 return kvm_get_msr_common(vcpu, ecx, data);
2149         }
2150         return 0;
2151 }
2152
2153 static int rdmsr_interception(struct vcpu_svm *svm)
2154 {
2155         u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];
2156         u64 data;
2157
2158         if (svm_get_msr(&svm->vcpu, ecx, &data))
2159                 kvm_inject_gp(&svm->vcpu, 0);
2160         else {
2161                 trace_kvm_msr_read(ecx, data);
2162
2163                 svm->vcpu.arch.regs[VCPU_REGS_RAX] = data & 0xffffffff;
2164                 svm->vcpu.arch.regs[VCPU_REGS_RDX] = data >> 32;
2165                 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
2166                 skip_emulated_instruction(&svm->vcpu);
2167         }
2168         return 1;
2169 }
2170
2171 static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data)
2172 {
2173         struct vcpu_svm *svm = to_svm(vcpu);
2174
2175         switch (ecx) {
2176         case MSR_IA32_TSC: {
2177                 u64 tsc_offset = data - native_read_tsc();
2178                 u64 g_tsc_offset = 0;
2179
2180                 if (is_nested(svm)) {
2181                         g_tsc_offset = svm->vmcb->control.tsc_offset -
2182                                        svm->nested.hsave->control.tsc_offset;
2183                         svm->nested.hsave->control.tsc_offset = tsc_offset;
2184                 }
2185
2186                 svm->vmcb->control.tsc_offset = tsc_offset + g_tsc_offset;
2187
2188                 break;
2189         }
2190         case MSR_K6_STAR:
2191                 svm->vmcb->save.star = data;
2192                 break;
2193 #ifdef CONFIG_X86_64
2194         case MSR_LSTAR:
2195                 svm->vmcb->save.lstar = data;
2196                 break;
2197         case MSR_CSTAR:
2198                 svm->vmcb->save.cstar = data;
2199                 break;
2200         case MSR_KERNEL_GS_BASE:
2201                 svm->vmcb->save.kernel_gs_base = data;
2202                 break;
2203         case MSR_SYSCALL_MASK:
2204                 svm->vmcb->save.sfmask = data;
2205                 break;
2206 #endif
2207         case MSR_IA32_SYSENTER_CS:
2208                 svm->vmcb->save.sysenter_cs = data;
2209                 break;
2210         case MSR_IA32_SYSENTER_EIP:
2211                 svm->sysenter_eip = data;
2212                 svm->vmcb->save.sysenter_eip = data;
2213                 break;
2214         case MSR_IA32_SYSENTER_ESP:
2215                 svm->sysenter_esp = data;
2216                 svm->vmcb->save.sysenter_esp = data;
2217                 break;
2218         case MSR_IA32_DEBUGCTLMSR:
2219                 if (!svm_has(SVM_FEATURE_LBRV)) {
2220                         pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n",
2221                                         __func__, data);
2222                         break;
2223                 }
2224                 if (data & DEBUGCTL_RESERVED_BITS)
2225                         return 1;
2226
2227                 svm->vmcb->save.dbgctl = data;
2228                 if (data & (1ULL<<0))
2229                         svm_enable_lbrv(svm);
2230                 else
2231                         svm_disable_lbrv(svm);
2232                 break;
2233         case MSR_VM_HSAVE_PA:
2234                 svm->nested.hsave_msr = data;
2235                 break;
2236         case MSR_VM_CR:
2237         case MSR_VM_IGNNE:
2238                 pr_unimpl(vcpu, "unimplemented wrmsr: 0x%x data 0x%llx\n", ecx, data);
2239                 break;
2240         default:
2241                 return kvm_set_msr_common(vcpu, ecx, data);
2242         }
2243         return 0;
2244 }
2245
2246 static int wrmsr_interception(struct vcpu_svm *svm)
2247 {
2248         u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];
2249         u64 data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)
2250                 | ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32);
2251
2252         trace_kvm_msr_write(ecx, data);
2253
2254         svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
2255         if (svm_set_msr(&svm->vcpu, ecx, data))
2256                 kvm_inject_gp(&svm->vcpu, 0);
2257         else
2258                 skip_emulated_instruction(&svm->vcpu);
2259         return 1;
2260 }
2261
2262 static int msr_interception(struct vcpu_svm *svm)
2263 {
2264         if (svm->vmcb->control.exit_info_1)
2265                 return wrmsr_interception(svm);
2266         else
2267                 return rdmsr_interception(svm);
2268 }
2269
2270 static int interrupt_window_interception(struct vcpu_svm *svm)
2271 {
2272         struct kvm_run *kvm_run = svm->vcpu.run;
2273
2274         svm_clear_vintr(svm);
2275         svm->vmcb->control.int_ctl &= ~V_IRQ_MASK;
2276         /*
2277          * If the user space waits to inject interrupts, exit as soon as
2278          * possible
2279          */
2280         if (!irqchip_in_kernel(svm->vcpu.kvm) &&
2281             kvm_run->request_interrupt_window &&
2282             !kvm_cpu_has_interrupt(&svm->vcpu)) {
2283                 ++svm->vcpu.stat.irq_window_exits;
2284                 kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
2285                 return 0;
2286         }
2287
2288         return 1;
2289 }
2290
2291 static int pause_interception(struct vcpu_svm *svm)
2292 {
2293         kvm_vcpu_on_spin(&(svm->vcpu));
2294         return 1;
2295 }
2296
2297 static int (*svm_exit_handlers[])(struct vcpu_svm *svm) = {
2298         [SVM_EXIT_READ_CR0]                     = emulate_on_interception,
2299         [SVM_EXIT_READ_CR3]                     = emulate_on_interception,
2300         [SVM_EXIT_READ_CR4]                     = emulate_on_interception,
2301         [SVM_EXIT_READ_CR8]                     = emulate_on_interception,
2302         /* for now: */
2303         [SVM_EXIT_WRITE_CR0]                    = emulate_on_interception,
2304         [SVM_EXIT_WRITE_CR3]                    = emulate_on_interception,
2305         [SVM_EXIT_WRITE_CR4]                    = emulate_on_interception,
2306         [SVM_EXIT_WRITE_CR8]                    = cr8_write_interception,
2307         [SVM_EXIT_READ_DR0]                     = emulate_on_interception,
2308         [SVM_EXIT_READ_DR1]                     = emulate_on_interception,
2309         [SVM_EXIT_READ_DR2]                     = emulate_on_interception,
2310         [SVM_EXIT_READ_DR3]                     = emulate_on_interception,
2311         [SVM_EXIT_WRITE_DR0]                    = emulate_on_interception,
2312         [SVM_EXIT_WRITE_DR1]                    = emulate_on_interception,
2313         [SVM_EXIT_WRITE_DR2]                    = emulate_on_interception,
2314         [SVM_EXIT_WRITE_DR3]                    = emulate_on_interception,
2315         [SVM_EXIT_WRITE_DR5]                    = emulate_on_interception,
2316         [SVM_EXIT_WRITE_DR7]                    = emulate_on_interception,
2317         [SVM_EXIT_EXCP_BASE + DB_VECTOR]        = db_interception,
2318         [SVM_EXIT_EXCP_BASE + BP_VECTOR]        = bp_interception,
2319         [SVM_EXIT_EXCP_BASE + UD_VECTOR]        = ud_interception,
2320         [SVM_EXIT_EXCP_BASE + PF_VECTOR]        = pf_interception,
2321         [SVM_EXIT_EXCP_BASE + NM_VECTOR]        = nm_interception,
2322         [SVM_EXIT_EXCP_BASE + MC_VECTOR]        = mc_interception,
2323         [SVM_EXIT_INTR]                         = intr_interception,
2324         [SVM_EXIT_NMI]                          = nmi_interception,
2325         [SVM_EXIT_SMI]                          = nop_on_interception,
2326         [SVM_EXIT_INIT]                         = nop_on_interception,
2327         [SVM_EXIT_VINTR]                        = interrupt_window_interception,
2328         /* [SVM_EXIT_CR0_SEL_WRITE]             = emulate_on_interception, */
2329         [SVM_EXIT_CPUID]                        = cpuid_interception,
2330         [SVM_EXIT_IRET]                         = iret_interception,
2331         [SVM_EXIT_INVD]                         = emulate_on_interception,
2332         [SVM_EXIT_PAUSE]                        = pause_interception,
2333         [SVM_EXIT_HLT]                          = halt_interception,
2334         [SVM_EXIT_INVLPG]                       = invlpg_interception,
2335         [SVM_EXIT_INVLPGA]                      = invlpga_interception,
2336         [SVM_EXIT_IOIO]                         = io_interception,
2337         [SVM_EXIT_MSR]                          = msr_interception,
2338         [SVM_EXIT_TASK_SWITCH]                  = task_switch_interception,
2339         [SVM_EXIT_SHUTDOWN]                     = shutdown_interception,
2340         [SVM_EXIT_VMRUN]                        = vmrun_interception,
2341         [SVM_EXIT_VMMCALL]                      = vmmcall_interception,
2342         [SVM_EXIT_VMLOAD]                       = vmload_interception,
2343         [SVM_EXIT_VMSAVE]                       = vmsave_interception,
2344         [SVM_EXIT_STGI]                         = stgi_interception,
2345         [SVM_EXIT_CLGI]                         = clgi_interception,
2346         [SVM_EXIT_SKINIT]                       = skinit_interception,
2347         [SVM_EXIT_WBINVD]                       = emulate_on_interception,
2348         [SVM_EXIT_MONITOR]                      = invalid_op_interception,
2349         [SVM_EXIT_MWAIT]                        = invalid_op_interception,
2350         [SVM_EXIT_NPF]                          = pf_interception,
2351 };
2352
2353 static int handle_exit(struct kvm_vcpu *vcpu)
2354 {
2355         struct vcpu_svm *svm = to_svm(vcpu);
2356         struct kvm_run *kvm_run = vcpu->run;
2357         u32 exit_code = svm->vmcb->control.exit_code;
2358
2359         trace_kvm_exit(exit_code, svm->vmcb->save.rip);
2360
2361         if (unlikely(svm->nested.exit_required)) {
2362                 nested_svm_vmexit(svm);
2363                 svm->nested.exit_required = false;
2364
2365                 return 1;
2366         }
2367
2368         if (is_nested(svm)) {
2369                 int vmexit;
2370
2371                 trace_kvm_nested_vmexit(svm->vmcb->save.rip, exit_code,
2372                                         svm->vmcb->control.exit_info_1,
2373                                         svm->vmcb->control.exit_info_2,
2374                                         svm->vmcb->control.exit_int_info,
2375                                         svm->vmcb->control.exit_int_info_err);
2376
2377                 vmexit = nested_svm_exit_special(svm);
2378
2379                 if (vmexit == NESTED_EXIT_CONTINUE)
2380                         vmexit = nested_svm_exit_handled(svm);
2381
2382                 if (vmexit == NESTED_EXIT_DONE)
2383                         return 1;
2384         }
2385
2386         svm_complete_interrupts(svm);
2387
2388         if (npt_enabled) {
2389                 int mmu_reload = 0;
2390                 if ((vcpu->arch.cr0 ^ svm->vmcb->save.cr0) & X86_CR0_PG) {
2391                         svm_set_cr0(vcpu, svm->vmcb->save.cr0);
2392                         mmu_reload = 1;
2393                 }
2394                 vcpu->arch.cr0 = svm->vmcb->save.cr0;
2395                 vcpu->arch.cr3 = svm->vmcb->save.cr3;
2396                 if (mmu_reload) {
2397                         kvm_mmu_reset_context(vcpu);
2398                         kvm_mmu_load(vcpu);
2399                 }
2400         }
2401
2402
2403         if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) {
2404                 kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY;
2405                 kvm_run->fail_entry.hardware_entry_failure_reason
2406                         = svm->vmcb->control.exit_code;
2407                 return 0;
2408         }
2409
2410         if (is_external_interrupt(svm->vmcb->control.exit_int_info) &&
2411             exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR &&
2412             exit_code != SVM_EXIT_NPF && exit_code != SVM_EXIT_TASK_SWITCH)
2413                 printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x "
2414                        "exit_code 0x%x\n",
2415                        __func__, svm->vmcb->control.exit_int_info,
2416                        exit_code);
2417
2418         if (exit_code >= ARRAY_SIZE(svm_exit_handlers)
2419             || !svm_exit_handlers[exit_code]) {
2420                 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
2421                 kvm_run->hw.hardware_exit_reason = exit_code;
2422                 return 0;
2423         }
2424
2425         return svm_exit_handlers[exit_code](svm);
2426 }
2427
2428 static void reload_tss(struct kvm_vcpu *vcpu)
2429 {
2430         int cpu = raw_smp_processor_id();
2431
2432         struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu);
2433         svm_data->tss_desc->type = 9; /* available 32/64-bit TSS */
2434         load_TR_desc();
2435 }
2436
2437 static void pre_svm_run(struct vcpu_svm *svm)
2438 {
2439         int cpu = raw_smp_processor_id();
2440
2441         struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu);
2442
2443         svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING;
2444         /* FIXME: handle wraparound of asid_generation */
2445         if (svm->asid_generation != svm_data->asid_generation)
2446                 new_asid(svm, svm_data);
2447 }
2448
2449 static void svm_inject_nmi(struct kvm_vcpu *vcpu)
2450 {
2451         struct vcpu_svm *svm = to_svm(vcpu);
2452
2453         svm->vmcb->control.event_inj = SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_NMI;
2454         vcpu->arch.hflags |= HF_NMI_MASK;
2455         svm->vmcb->control.intercept |= (1UL << INTERCEPT_IRET);
2456         ++vcpu->stat.nmi_injections;
2457 }
2458
2459 static inline void svm_inject_irq(struct vcpu_svm *svm, int irq)
2460 {
2461         struct vmcb_control_area *control;
2462
2463         trace_kvm_inj_virq(irq);
2464
2465         ++svm->vcpu.stat.irq_injections;
2466         control = &svm->vmcb->control;
2467         control->int_vector = irq;
2468         control->int_ctl &= ~V_INTR_PRIO_MASK;
2469         control->int_ctl |= V_IRQ_MASK |
2470                 ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT);
2471 }
2472
2473 static void svm_set_irq(struct kvm_vcpu *vcpu)
2474 {
2475         struct vcpu_svm *svm = to_svm(vcpu);
2476
2477         BUG_ON(!(gif_set(svm)));
2478
2479         svm->vmcb->control.event_inj = vcpu->arch.interrupt.nr |
2480                 SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR;
2481 }
2482
2483 static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr)
2484 {
2485         struct vcpu_svm *svm = to_svm(vcpu);
2486
2487         if (irr == -1)
2488                 return;
2489
2490         if (tpr >= irr)
2491                 svm->vmcb->control.intercept_cr_write |= INTERCEPT_CR8_MASK;
2492 }
2493
2494 static int svm_nmi_allowed(struct kvm_vcpu *vcpu)
2495 {
2496         struct vcpu_svm *svm = to_svm(vcpu);
2497         struct vmcb *vmcb = svm->vmcb;
2498         return !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) &&
2499                 !(svm->vcpu.arch.hflags & HF_NMI_MASK);
2500 }
2501
2502 static int svm_interrupt_allowed(struct kvm_vcpu *vcpu)
2503 {
2504         struct vcpu_svm *svm = to_svm(vcpu);
2505         struct vmcb *vmcb = svm->vmcb;
2506         int ret;
2507
2508         if (!gif_set(svm) ||
2509              (vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK))
2510                 return 0;
2511
2512         ret = !!(vmcb->save.rflags & X86_EFLAGS_IF);
2513
2514         if (is_nested(svm))
2515                 return ret && !(svm->vcpu.arch.hflags & HF_VINTR_MASK);
2516
2517         return ret;
2518 }
2519
2520 static void enable_irq_window(struct kvm_vcpu *vcpu)
2521 {
2522         struct vcpu_svm *svm = to_svm(vcpu);
2523
2524         nested_svm_intr(svm);
2525
2526         /* In case GIF=0 we can't rely on the CPU to tell us when
2527          * GIF becomes 1, because that's a separate STGI/VMRUN intercept.
2528          * The next time we get that intercept, this function will be
2529          * called again though and we'll get the vintr intercept. */
2530         if (gif_set(svm)) {
2531                 svm_set_vintr(svm);
2532                 svm_inject_irq(svm, 0x0);
2533         }
2534 }
2535
2536 static void enable_nmi_window(struct kvm_vcpu *vcpu)
2537 {
2538         struct vcpu_svm *svm = to_svm(vcpu);
2539
2540         if ((svm->vcpu.arch.hflags & (HF_NMI_MASK | HF_IRET_MASK))
2541             == HF_NMI_MASK)
2542                 return; /* IRET will cause a vm exit */
2543
2544         /* Something prevents NMI from been injected. Single step over
2545            possible problem (IRET or exception injection or interrupt
2546            shadow) */
2547         svm->nmi_singlestep = true;
2548         svm->vmcb->save.rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF);
2549         update_db_intercept(vcpu);
2550 }
2551
2552 static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr)
2553 {
2554         return 0;
2555 }
2556
2557 static void svm_flush_tlb(struct kvm_vcpu *vcpu)
2558 {
2559         force_new_asid(vcpu);
2560 }
2561
2562 static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu)
2563 {
2564 }
2565
2566 static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu)
2567 {
2568         struct vcpu_svm *svm = to_svm(vcpu);
2569
2570         if (!(svm->vmcb->control.intercept_cr_write & INTERCEPT_CR8_MASK)) {
2571                 int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK;
2572                 kvm_set_cr8(vcpu, cr8);
2573         }
2574 }
2575
2576 static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu)
2577 {
2578         struct vcpu_svm *svm = to_svm(vcpu);
2579         u64 cr8;
2580
2581         cr8 = kvm_get_cr8(vcpu);
2582         svm->vmcb->control.int_ctl &= ~V_TPR_MASK;
2583         svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK;
2584 }
2585
2586 static void svm_complete_interrupts(struct vcpu_svm *svm)
2587 {
2588         u8 vector;
2589         int type;
2590         u32 exitintinfo = svm->vmcb->control.exit_int_info;
2591
2592         if (svm->vcpu.arch.hflags & HF_IRET_MASK)
2593                 svm->vcpu.arch.hflags &= ~(HF_NMI_MASK | HF_IRET_MASK);
2594
2595         svm->vcpu.arch.nmi_injected = false;
2596         kvm_clear_exception_queue(&svm->vcpu);
2597         kvm_clear_interrupt_queue(&svm->vcpu);
2598
2599         if (!(exitintinfo & SVM_EXITINTINFO_VALID))
2600                 return;
2601
2602         vector = exitintinfo & SVM_EXITINTINFO_VEC_MASK;
2603         type = exitintinfo & SVM_EXITINTINFO_TYPE_MASK;
2604
2605         switch (type) {
2606         case SVM_EXITINTINFO_TYPE_NMI:
2607                 svm->vcpu.arch.nmi_injected = true;
2608                 break;
2609         case SVM_EXITINTINFO_TYPE_EXEPT:
2610                 /* In case of software exception do not reinject an exception
2611                    vector, but re-execute and instruction instead */
2612                 if (is_nested(svm))
2613                         break;
2614                 if (kvm_exception_is_soft(vector))
2615                         break;
2616                 if (exitintinfo & SVM_EXITINTINFO_VALID_ERR) {
2617                         u32 err = svm->vmcb->control.exit_int_info_err;
2618                         kvm_queue_exception_e(&svm->vcpu, vector, err);
2619
2620                 } else
2621                         kvm_queue_exception(&svm->vcpu, vector);
2622                 break;
2623         case SVM_EXITINTINFO_TYPE_INTR:
2624                 kvm_queue_interrupt(&svm->vcpu, vector, false);
2625                 break;
2626         default:
2627                 break;
2628         }
2629 }
2630
2631 #ifdef CONFIG_X86_64
2632 #define R "r"
2633 #else
2634 #define R "e"
2635 #endif
2636
2637 static void svm_vcpu_run(struct kvm_vcpu *vcpu)
2638 {
2639         struct vcpu_svm *svm = to_svm(vcpu);
2640         u16 fs_selector;
2641         u16 gs_selector;
2642         u16 ldt_selector;
2643
2644         /*
2645          * A vmexit emulation is required before the vcpu can be executed
2646          * again.
2647          */
2648         if (unlikely(svm->nested.exit_required))
2649                 return;
2650
2651         svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX];
2652         svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP];
2653         svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP];
2654
2655         pre_svm_run(svm);
2656
2657         sync_lapic_to_cr8(vcpu);
2658
2659         save_host_msrs(vcpu);
2660         fs_selector = kvm_read_fs();
2661         gs_selector = kvm_read_gs();
2662         ldt_selector = kvm_read_ldt();
2663         svm->vmcb->save.cr2 = vcpu->arch.cr2;
2664         /* required for live migration with NPT */
2665         if (npt_enabled)
2666                 svm->vmcb->save.cr3 = vcpu->arch.cr3;
2667
2668         clgi();
2669
2670         local_irq_enable();
2671
2672         asm volatile (
2673                 "push %%"R"bp; \n\t"
2674                 "mov %c[rbx](%[svm]), %%"R"bx \n\t"
2675                 "mov %c[rcx](%[svm]), %%"R"cx \n\t"
2676                 "mov %c[rdx](%[svm]), %%"R"dx \n\t"
2677                 "mov %c[rsi](%[svm]), %%"R"si \n\t"
2678                 "mov %c[rdi](%[svm]), %%"R"di \n\t"
2679                 "mov %c[rbp](%[svm]), %%"R"bp \n\t"
2680 #ifdef CONFIG_X86_64
2681                 "mov %c[r8](%[svm]),  %%r8  \n\t"
2682                 "mov %c[r9](%[svm]),  %%r9  \n\t"
2683                 "mov %c[r10](%[svm]), %%r10 \n\t"
2684                 "mov %c[r11](%[svm]), %%r11 \n\t"
2685                 "mov %c[r12](%[svm]), %%r12 \n\t"
2686                 "mov %c[r13](%[svm]), %%r13 \n\t"
2687                 "mov %c[r14](%[svm]), %%r14 \n\t"
2688                 "mov %c[r15](%[svm]), %%r15 \n\t"
2689 #endif
2690
2691                 /* Enter guest mode */
2692                 "push %%"R"ax \n\t"
2693                 "mov %c[vmcb](%[svm]), %%"R"ax \n\t"
2694                 __ex(SVM_VMLOAD) "\n\t"
2695                 __ex(SVM_VMRUN) "\n\t"
2696                 __ex(SVM_VMSAVE) "\n\t"
2697                 "pop %%"R"ax \n\t"
2698
2699                 /* Save guest registers, load host registers */
2700                 "mov %%"R"bx, %c[rbx](%[svm]) \n\t"
2701                 "mov %%"R"cx, %c[rcx](%[svm]) \n\t"
2702                 "mov %%"R"dx, %c[rdx](%[svm]) \n\t"
2703                 "mov %%"R"si, %c[rsi](%[svm]) \n\t"
2704                 "mov %%"R"di, %c[rdi](%[svm]) \n\t"
2705                 "mov %%"R"bp, %c[rbp](%[svm]) \n\t"
2706 #ifdef CONFIG_X86_64
2707                 "mov %%r8,  %c[r8](%[svm]) \n\t"
2708                 "mov %%r9,  %c[r9](%[svm]) \n\t"
2709                 "mov %%r10, %c[r10](%[svm]) \n\t"
2710                 "mov %%r11, %c[r11](%[svm]) \n\t"
2711                 "mov %%r12, %c[r12](%[svm]) \n\t"
2712                 "mov %%r13, %c[r13](%[svm]) \n\t"
2713                 "mov %%r14, %c[r14](%[svm]) \n\t"
2714                 "mov %%r15, %c[r15](%[svm]) \n\t"
2715 #endif
2716                 "pop %%"R"bp"
2717                 :
2718                 : [svm]"a"(svm),
2719                   [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)),
2720                   [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])),
2721                   [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])),
2722                   [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])),
2723                   [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])),
2724                   [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])),
2725                   [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP]))
2726 #ifdef CONFIG_X86_64
2727                   , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])),
2728                   [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])),
2729                   [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])),
2730                   [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])),
2731                   [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])),
2732                   [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])),
2733                   [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])),
2734                   [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15]))
2735 #endif
2736                 : "cc", "memory"
2737                 , R"bx", R"cx", R"dx", R"si", R"di"
2738 #ifdef CONFIG_X86_64
2739                 , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15"
2740 #endif
2741                 );
2742
2743         vcpu->arch.cr2 = svm->vmcb->save.cr2;
2744         vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax;
2745         vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp;
2746         vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip;
2747
2748         kvm_load_fs(fs_selector);
2749         kvm_load_gs(gs_selector);
2750         kvm_load_ldt(ldt_selector);
2751         load_host_msrs(vcpu);
2752
2753         reload_tss(vcpu);
2754
2755         local_irq_disable();
2756
2757         stgi();
2758
2759         sync_cr8_to_lapic(vcpu);
2760
2761         svm->next_rip = 0;
2762
2763         if (npt_enabled) {
2764                 vcpu->arch.regs_avail &= ~(1 << VCPU_EXREG_PDPTR);
2765                 vcpu->arch.regs_dirty &= ~(1 << VCPU_EXREG_PDPTR);
2766         }
2767 }
2768
2769 #undef R
2770
2771 static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root)
2772 {
2773         struct vcpu_svm *svm = to_svm(vcpu);
2774
2775         if (npt_enabled) {
2776                 svm->vmcb->control.nested_cr3 = root;
2777                 force_new_asid(vcpu);
2778                 return;
2779         }
2780
2781         svm->vmcb->save.cr3 = root;
2782         force_new_asid(vcpu);
2783
2784         if (vcpu->fpu_active) {
2785                 svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR);
2786                 svm->vmcb->save.cr0 |= X86_CR0_TS;
2787                 vcpu->fpu_active = 0;
2788         }
2789 }
2790
2791 static int is_disabled(void)
2792 {
2793         u64 vm_cr;
2794
2795         rdmsrl(MSR_VM_CR, vm_cr);
2796         if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE))
2797                 return 1;
2798
2799         return 0;
2800 }
2801
2802 static void
2803 svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall)
2804 {
2805         /*
2806          * Patch in the VMMCALL instruction:
2807          */
2808         hypercall[0] = 0x0f;
2809         hypercall[1] = 0x01;
2810         hypercall[2] = 0xd9;
2811 }
2812
2813 static void svm_check_processor_compat(void *rtn)
2814 {
2815         *(int *)rtn = 0;
2816 }
2817
2818 static bool svm_cpu_has_accelerated_tpr(void)
2819 {
2820         return false;
2821 }
2822
2823 static int get_npt_level(void)
2824 {
2825 #ifdef CONFIG_X86_64
2826         return PT64_ROOT_LEVEL;
2827 #else
2828         return PT32E_ROOT_LEVEL;
2829 #endif
2830 }
2831
2832 static u64 svm_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio)
2833 {
2834         return 0;
2835 }
2836
2837 static const struct trace_print_flags svm_exit_reasons_str[] = {
2838         { SVM_EXIT_READ_CR0,                    "read_cr0" },
2839         { SVM_EXIT_READ_CR3,                    "read_cr3" },
2840         { SVM_EXIT_READ_CR4,                    "read_cr4" },
2841         { SVM_EXIT_READ_CR8,                    "read_cr8" },
2842         { SVM_EXIT_WRITE_CR0,                   "write_cr0" },
2843         { SVM_EXIT_WRITE_CR3,                   "write_cr3" },
2844         { SVM_EXIT_WRITE_CR4,                   "write_cr4" },
2845         { SVM_EXIT_WRITE_CR8,                   "write_cr8" },
2846         { SVM_EXIT_READ_DR0,                    "read_dr0" },
2847         { SVM_EXIT_READ_DR1,                    "read_dr1" },
2848         { SVM_EXIT_READ_DR2,                    "read_dr2" },
2849         { SVM_EXIT_READ_DR3,                    "read_dr3" },
2850         { SVM_EXIT_WRITE_DR0,                   "write_dr0" },
2851         { SVM_EXIT_WRITE_DR1,                   "write_dr1" },
2852         { SVM_EXIT_WRITE_DR2,                   "write_dr2" },
2853         { SVM_EXIT_WRITE_DR3,                   "write_dr3" },
2854         { SVM_EXIT_WRITE_DR5,                   "write_dr5" },
2855         { SVM_EXIT_WRITE_DR7,                   "write_dr7" },
2856         { SVM_EXIT_EXCP_BASE + DB_VECTOR,       "DB excp" },
2857         { SVM_EXIT_EXCP_BASE + BP_VECTOR,       "BP excp" },
2858         { SVM_EXIT_EXCP_BASE + UD_VECTOR,       "UD excp" },
2859         { SVM_EXIT_EXCP_BASE + PF_VECTOR,       "PF excp" },
2860         { SVM_EXIT_EXCP_BASE + NM_VECTOR,       "NM excp" },
2861         { SVM_EXIT_EXCP_BASE + MC_VECTOR,       "MC excp" },
2862         { SVM_EXIT_INTR,                        "interrupt" },
2863         { SVM_EXIT_NMI,                         "nmi" },
2864         { SVM_EXIT_SMI,                         "smi" },
2865         { SVM_EXIT_INIT,                        "init" },
2866         { SVM_EXIT_VINTR,                       "vintr" },
2867         { SVM_EXIT_CPUID,                       "cpuid" },
2868         { SVM_EXIT_INVD,                        "invd" },
2869         { SVM_EXIT_HLT,                         "hlt" },
2870         { SVM_EXIT_INVLPG,                      "invlpg" },
2871         { SVM_EXIT_INVLPGA,                     "invlpga" },
2872         { SVM_EXIT_IOIO,                        "io" },
2873         { SVM_EXIT_MSR,                         "msr" },
2874         { SVM_EXIT_TASK_SWITCH,                 "task_switch" },
2875         { SVM_EXIT_SHUTDOWN,                    "shutdown" },
2876         { SVM_EXIT_VMRUN,                       "vmrun" },
2877         { SVM_EXIT_VMMCALL,                     "hypercall" },
2878         { SVM_EXIT_VMLOAD,                      "vmload" },
2879         { SVM_EXIT_VMSAVE,                      "vmsave" },
2880         { SVM_EXIT_STGI,                        "stgi" },
2881         { SVM_EXIT_CLGI,                        "clgi" },
2882         { SVM_EXIT_SKINIT,                      "skinit" },
2883         { SVM_EXIT_WBINVD,                      "wbinvd" },
2884         { SVM_EXIT_MONITOR,                     "monitor" },
2885         { SVM_EXIT_MWAIT,                       "mwait" },
2886         { SVM_EXIT_NPF,                         "npf" },
2887         { -1, NULL }
2888 };
2889
2890 static bool svm_gb_page_enable(void)
2891 {
2892         return true;
2893 }
2894
2895 static struct kvm_x86_ops svm_x86_ops = {
2896         .cpu_has_kvm_support = has_svm,
2897         .disabled_by_bios = is_disabled,
2898         .hardware_setup = svm_hardware_setup,
2899         .hardware_unsetup = svm_hardware_unsetup,
2900         .check_processor_compatibility = svm_check_processor_compat,
2901         .hardware_enable = svm_hardware_enable,
2902         .hardware_disable = svm_hardware_disable,
2903         .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr,
2904
2905         .vcpu_create = svm_create_vcpu,
2906         .vcpu_free = svm_free_vcpu,
2907         .vcpu_reset = svm_vcpu_reset,
2908
2909         .prepare_guest_switch = svm_prepare_guest_switch,
2910         .vcpu_load = svm_vcpu_load,
2911         .vcpu_put = svm_vcpu_put,
2912
2913         .set_guest_debug = svm_guest_debug,
2914         .get_msr = svm_get_msr,
2915         .set_msr = svm_set_msr,
2916         .get_segment_base = svm_get_segment_base,
2917         .get_segment = svm_get_segment,
2918         .set_segment = svm_set_segment,
2919         .get_cpl = svm_get_cpl,
2920         .get_cs_db_l_bits = kvm_get_cs_db_l_bits,
2921         .decache_cr4_guest_bits = svm_decache_cr4_guest_bits,
2922         .set_cr0 = svm_set_cr0,
2923         .set_cr3 = svm_set_cr3,
2924         .set_cr4 = svm_set_cr4,
2925         .set_efer = svm_set_efer,
2926         .get_idt = svm_get_idt,
2927         .set_idt = svm_set_idt,
2928         .get_gdt = svm_get_gdt,
2929         .set_gdt = svm_set_gdt,
2930         .get_dr = svm_get_dr,
2931         .set_dr = svm_set_dr,
2932         .cache_reg = svm_cache_reg,
2933         .get_rflags = svm_get_rflags,
2934         .set_rflags = svm_set_rflags,
2935
2936         .tlb_flush = svm_flush_tlb,
2937
2938         .run = svm_vcpu_run,
2939         .handle_exit = handle_exit,
2940         .skip_emulated_instruction = skip_emulated_instruction,
2941         .set_interrupt_shadow = svm_set_interrupt_shadow,
2942         .get_interrupt_shadow = svm_get_interrupt_shadow,
2943         .patch_hypercall = svm_patch_hypercall,
2944         .set_irq = svm_set_irq,
2945         .set_nmi = svm_inject_nmi,
2946         .queue_exception = svm_queue_exception,
2947         .interrupt_allowed = svm_interrupt_allowed,
2948         .nmi_allowed = svm_nmi_allowed,
2949         .enable_nmi_window = enable_nmi_window,
2950         .enable_irq_window = enable_irq_window,
2951         .update_cr8_intercept = update_cr8_intercept,
2952
2953         .set_tss_addr = svm_set_tss_addr,
2954         .get_tdp_level = get_npt_level,
2955         .get_mt_mask = svm_get_mt_mask,
2956
2957         .exit_reasons_str = svm_exit_reasons_str,
2958         .gb_page_enable = svm_gb_page_enable,
2959 };
2960
2961 static int __init svm_init(void)
2962 {
2963         return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm),
2964                               THIS_MODULE);
2965 }
2966
2967 static void __exit svm_exit(void)
2968 {
2969         kvm_exit();
2970 }
2971
2972 module_init(svm_init)
2973 module_exit(svm_exit)