]> nv-tegra.nvidia Code Review - linux-3.10.git/log
linux-3.10.git
8 years agodrivers: misc: mods: Update mods kernel driver
Lael Jones [Mon, 8 Jun 2015 20:37:29 +0000 (13:37 -0700)]
drivers: misc: mods: Update mods kernel driver

Update the mods kernel driver with the latest
version from perforce (CL 19636958)

Change-Id: I8ed6b41a4c6d0a70a675a0fb0ed1d7e54b999537
Signed-off-by: Lael Jones <lajones@nvidia.com>
Reviewed-on: http://git-master/r/754646
Reviewed-by: Rohan Sreeram <rsreeram@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Chris Dragan <kdragan@nvidia.com>
Reviewed-by: Vivek Aseeja <vaseeja@nvidia.com>
Reviewed-by: Bo Yan <byan@nvidia.com>
8 years agoplatform: tegra21: Support EMC/CPU ratio from DT
Alex Frid [Fri, 5 Jun 2015 03:34:35 +0000 (20:34 -0700)]
platform: tegra21: Support EMC/CPU ratio from DT

Added Tegra21 cpufreq driver support for parsing T210 EMC scaling data
compatible with DT binding defined in nvidia,cpufreq-tegra.txt, and
initialized EMC/CPU ratio table accordingly.

Bug 1654164

Change-Id: I8dd8ed41f8af8d66217f609b1b419f04bcbfd0e8
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/755352
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Wen Yi <wyi@nvidia.com>
Reviewed-by: Bo Yan <byan@nvidia.com>
8 years agocpufreq: Define Tegra EMC/CPU rates relation in DT
Alex Frid [Fri, 5 Jun 2015 06:00:36 +0000 (23:00 -0700)]
cpufreq: Define Tegra EMC/CPU rates relation in DT

Defined DT binding for Tegra EMC/CPU rates relation.

Bug 1654164

Change-Id: I8672ddc2d21aff1bfe6c1a304b9f1ae71f8f7a2e
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/755351
Reviewed-by: Wen Yi <wyi@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bo Yan <byan@nvidia.com>
8 years agonet: wireless: bcmdhd: PM QOS scaling
Michael Hsu [Wed, 28 Jan 2015 03:04:15 +0000 (19:04 -0800)]
net: wireless: bcmdhd: PM QOS scaling

Dynamically boost clock frequencies based on network traffic to
achieve optimum performance.

Bug 1602374

Change-Id: Ie61b20104267af08dc722f59da4111ed7fb182be
Signed-off-by: Michael Hsu <mhsu@nvidia.com>
Reviewed-on: http://git-master/r/742999
(cherry picked from commit 8db01ab0ebfb92a2332c9b6f88bfc78058d1e252)
Reviewed-on: http://git-master/r/755290
Reviewed-by: Ashutosh Jha <ajha@nvidia.com>
Tested-by: Ashutosh Jha <ajha@nvidia.com>
8 years agonet: wireless: bcmdhd: Add custom scan policy.
Michael Hsu [Tue, 13 Jan 2015 00:22:17 +0000 (16:22 -0800)]
net: wireless: bcmdhd: Add custom scan policy.

Add sysfs node to allow wifi scan policies to be selected / added / removed.

Each wifi scan policy consists of:
- policy name
- one or more scan rules

Each wifi scan rule consists of:
- wait time before starting this scan rule
- scan parameters
  -- home channel away time
  -- number of probes per channel scan
  -- active, passive scan time
  -- home channel dwell time (between channel scans on non-home channel)
  -- channel list to scan

Bug 1573165

Change-Id: I59c0fb563e5ec5677b76e05ea432214e405a51e4
Signed-off-by: Michael Hsu <mhsu@nvidia.com>
Reviewed-on: http://git-master/r/741981
(cherry picked from commit 243a5dba219b94d77e63db925e1746e8f9152d3d)
Reviewed-on: http://git-master/r/755270
Reviewed-by: Ashutosh Jha <ajha@nvidia.com>
Tested-by: Ashutosh Jha <ajha@nvidia.com>
8 years agonet: wireless: bcmdhd: fix skb->priority for QoS
Michael Hsu [Thu, 16 Apr 2015 18:46:37 +0000 (11:46 -0700)]
net: wireless: bcmdhd: fix skb->priority for QoS

Allow QoS priority (0-7) to be specified by setting 0x100 bit in
skb priority.

Bug 1632435

Change-Id: I8ebba593b4235a3d27d27fe05b7756f2791dc904
Signed-off-by: Michael Hsu <mhsu@nvidia.com>
Reviewed-on: http://git-master/r/735088
(cherry picked from commit 86ff8019f6696550f15a4307f66eae5aaa945313)
Reviewed-on: http://git-master/r/755268
Reviewed-by: Ashutosh Jha <ajha@nvidia.com>
8 years agogpu: nvgpu: Check for split_order > max_order
Alex Waterman [Wed, 10 Jun 2015 20:53:23 +0000 (13:53 -0700)]
gpu: nvgpu: Check for split_order > max_order

When choosing an order of buddy to start splitting from (happens when
no buddies of the requested alloc order exist) don't sit in the while
loop past max_order. This makes no sense and hangs the system.

Bug 1647902

Change-Id: I6900597d24944d3170bc76cd75f33794b07707d1
Signed-off-by: Alex Waterman <alexw@nvidia.com>
Reviewed-on: http://git-master/r/755737
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
8 years agogpu: nvgpu: vgpu: support additional notifications
Aingara Paramakuru [Wed, 15 Apr 2015 20:10:30 +0000 (16:10 -0400)]
gpu: nvgpu: vgpu: support additional notifications

Client notification support is now added for the following:
- stalling and non-stalling GR sema release
- non-stalling FIFO channel intr
- non-stalling CE2 nonblockpipe intr

Bug 200097077

Change-Id: Icd3c076d7880e1c9ef1fcc0fc58eed9f23f39277
Signed-off-by: Aingara Paramakuru <aparamakuru@nvidia.com>
Reviewed-on: http://git-master/r/736064
(cherry picked from commit 0585d1f14d5a5ae1ccde8ccb7b7daa5593b3d1bc)
Reviewed-on: http://git-master/r/743816
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
8 years agommc: host: Enables -Werror warnings
Anubhav [Fri, 17 Apr 2015 09:28:35 +0000 (14:58 +0530)]
mmc: host: Enables -Werror warnings

-Enables (-Werror) warnings in kernel builds
   for mmc/host/*

Bug 200053420

Change-Id: I44f73b2d8514305077cc5a78934c4c65c4a69ef9
Signed-off-by: Anubhav Jain <anubhavj@nvidia.com>
Reviewed-on: http://git-master/r/661165
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venu Byravarasu <vbyravarasu@nvidia.com>
8 years agommc: sdhci: Removed right shift count warning
Anubhav [Tue, 26 May 2015 05:13:55 +0000 (10:43 +0530)]
mmc: sdhci: Removed right shift count warning

-right shift count >= width of type

-Bug 1625670-

Change-Id: I6b6ff5245d8181b6a756274995a5763aa663dd71
Signed-off-by: Anubhav <anubhavj@nvidia.com>
Reviewed-on: http://git-master/r/746755
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venu Byravarasu <vbyravarasu@nvidia.com>
8 years agoiommu/tegra: smmu: protect page table walks in smmu_walk_pgd
Sri Krishna chowdary [Wed, 10 Jun 2015 03:54:38 +0000 (09:24 +0530)]
iommu/tegra: smmu: protect page table walks in smmu_walk_pgd

Page tables are prone to updates while a page table walk happens
resulting in invalid results. So, protect them with as->lock.

Bug 1596914

Change-Id: I921151ed7d628f91abd2f52d178a2c9423ef2f68
Signed-off-by: Sri Krishna chowdary <schowdary@nvidia.com>
Reviewed-on: http://git-master/r/755367
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
8 years agogpu: nvgpu: gk20a: Use NULL instead of integer '0'
Amit Sharma (SW-TEGRA) [Wed, 10 Jun 2015 02:48:18 +0000 (08:18 +0530)]
gpu: nvgpu: gk20a: Use NULL instead of integer '0'

Fixed the following sparse warning by using the proper 'NULL' instead of '0':
- fifo_gk20a.c: warning: Using plain integer as NULL pointer

Bug 200067946
Bug 200088648

Change-Id: I316b119e87b7203450ce85232398b43384ee16cc
Signed-off-by: Amit Sharma (SW-TEGRA) <amisharma@nvidia.com>
Reviewed-on: http://git-master/r/755348
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Deepak Nibade <dnibade@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
8 years agovideo: tegra: nvmap: set proper value for min_clen
Amit Sharma (SW-TEGRA) [Tue, 9 Jun 2015 17:31:40 +0000 (23:01 +0530)]
video: tegra: nvmap: set proper value for min_clen

min_clen value can't be greater than max_clen. Therefore,
in case min_clen value is equal to PAGE_SIZE and max_clen is zero, reset
min_clen value to zero.

In t186, following output was seen on reading the /d/nvmap/stats/compression
debugfs after mouting the debugfs node.

compression algo: lzo
compression %:  0
uncompressed non-zero bytes:    0
compressed non-zero bytes:      0
compression non-zero bytes %:   0
zero filled page bytes:         0
zero filled bytes %:    0
min compress bytes:     4096
max compress bytes:     0
average compress bytes:         0

Bug 1616899

Change-Id: I29704c1517c80d6fdfdcf745c01947e7465efa7b
Signed-off-by: Amit Sharma (SW-TEGRA) <amisharma@nvidia.com>
Reviewed-on: http://git-master/r/755180
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
8 years agortc: RTC_SPEC_2006_TEST fix set hw time logic
Bitan Biswas [Wed, 3 Jun 2015 11:54:10 +0000 (17:24 +0530)]
rtc: RTC_SPEC_2006_TEST fix set hw time logic

We see system time lag by more than 10sec after
10min LP0 test.

Problem was traced to sync_to_rtc_time call after
LP0. sync_to_rtc_time calls rtc_hctosys() which
has code specific to CONFIG_RTC_SPEC_2006_TEST
that modifies RTC time.

Fix the logic of CONFIG_RTC_SPEC_2006_TEST
so that hardware time is updated only if
time is before 2013.

bug 1649597

Change-Id: Ie4e75210858b5ccac8f382c541505bc7ea18b9a2
Signed-off-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-on: http://git-master/r/751904
(cherry picked from commit c4bb799d2aadea5182ea07e2c067d07215c76845)
Reviewed-on: http://git-master/r/753604
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
8 years agoARM: tegra: fix Coverity issue of bad free
BH Hsieh [Tue, 9 Jun 2015 01:50:00 +0000 (09:50 +0800)]
ARM: tegra: fix Coverity issue of bad free

Fix Coverity issue of bad free
Coverity id : 18405

Change-Id: Iac7f6f8e216740e8d98a7c57ac0cbce442d70f27
Signed-off-by: BH Hsieh <bhsieh@nvidia.com>
Reviewed-on: http://git-master/r/754767
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
8 years agovideo: tegra: host: Set number of module sps to 16
Arto Merilainen [Wed, 27 May 2015 12:21:36 +0000 (15:21 +0300)]
video: tegra: host: Set number of module sps to 16

Currently we have allocated 8 syncpoints for each module, however,
some camera use cases may require more syncpoints.

This patch increases number of syncpoints/channels from 8 to 16.

Change-Id: I26299f38a957fcc82e949478a38966fd37c1c1f0
Signed-off-by: Arto Merilainen <amerilainen@nvidia.com>
Reviewed-on: http://git-master/r/747739

8 years agogpu: nvgpu: Swap order of free/rb_erase
Alex Waterman [Wed, 10 Jun 2015 17:25:10 +0000 (10:25 -0700)]
gpu: nvgpu: Swap order of free/rb_erase

If rb_erase() is called after __balloc_do_free_fixed() then the
rb_tree code crashes when trying to dereference the possibly changed
(or poisoned in the case of debugging) data in the rb_node.

Change-Id: I4a4456a5ec453fd9ab117c804dc19b2c048a61d4
Signed-off-by: Alex Waterman <alexw@nvidia.com>
Reviewed-on: http://git-master/r/755646
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Ian Stewart <istewart@nvidia.com>
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
8 years agogpu: nvgpu: Remove simulation WAR
Alex Waterman [Thu, 4 Jun 2015 23:00:52 +0000 (16:00 -0700)]
gpu: nvgpu: Remove simulation WAR

The WAR put into simulation to avoid a simulator crash can now be
removed (c85be1a0968de813fe9b99ebd5c261dcb0ca8875). The first issue
with the failing test was found to be GPFIFO entries that were not
invalid.

Other issues are still present with the test and are fixed in a
later commit.

Change-Id: I7d3def2e384eede82cfc82b961f09ca23b239d30
Signed-off-by: Alex Waterman <alexw@nvidia.com>
Reviewed-on: http://git-master/r/753378
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Tested-by: Terje Bergstrom <tbergstrom@nvidia.com>
8 years agogpu: nvgpu: WAR for bad GPFIFO entries from userspace
Alex Waterman [Fri, 5 Jun 2015 21:04:12 +0000 (14:04 -0700)]
gpu: nvgpu: WAR for bad GPFIFO entries from userspace

Userspace sometimes sends GPFIFO entries with a zero length. This
is a problem when the address of the pushbuffer of zero length is
larger than 32 bits. The high bits are interpreted as an opcode and
either triggers an operation that should not happen or is trated as
invalid.

Oddly, this WAR is only necessary on simulation.

Change-Id: I8be007c50f46d3e35c6a0e8512be88a8e68ee739
Signed-off-by: Alex Waterman <alexw@nvidia.com>
Reviewed-on: http://git-master/r/753379
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Tested-by: Terje Bergstrom <tbergstrom@nvidia.com>
8 years agoARM64: dts: Hawkeye: update Tskin coefficients
Hyungwoo Yang [Wed, 27 May 2015 21:40:33 +0000 (14:40 -0700)]
ARM64: dts: Hawkeye: update Tskin coefficients

Bug 1649861
Bug 200111437

Change-Id: Ib63d85a33ae3d0211335595a65bed43d869fc1f0
Signed-off-by: Hyungwoo Yang <hyungwooy@nvidia.com>
Reviewed-on: http://git-master/r/747961
(cherry picked from commit 621c0766fcec4b0fbec6cff15ed38c70f5d69e9a)
Reviewed-on: http://git-master/r/755669
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Raymond Poudrier <rapoudrier@nvidia.com>
8 years agoclocksource: tegra: ftrace hooks for alarm trigger
Sivaram Nair [Mon, 8 Jun 2015 23:35:30 +0000 (16:35 -0700)]
clocksource: tegra: ftrace hooks for alarm trigger

Bug 200096470

Change-Id: I055f33530ce16f9548103cb440522e8ff9b0070b
Signed-off-by: Sivaram Nair <sivaramn@nvidia.com>
Reviewed-on: http://git-master/r/739858
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Timo Alho <talho@nvidia.com>
Reviewed-by: Sai Gurrappadi <sgurrappadi@nvidia.com>
8 years agotrace: tegra: add tegra_rtc_set_alarm ftrace
Sivaram Nair [Mon, 8 Jun 2015 22:37:26 +0000 (15:37 -0700)]
trace: tegra: add tegra_rtc_set_alarm ftrace

For tracing RTC alarm trigger values

Bug 200096470

Change-Id: If2ad8aea92c7f6e9b51e3e05f9d47d70aed5be30
Signed-off-by: Sivaram Nair <sivaramn@nvidia.com>
Reviewed-on: http://git-master/r/754774
Reviewed-by: Timo Alho <talho@nvidia.com>
Reviewed-by: Sai Gurrappadi <sgurrappadi@nvidia.com>
8 years agogpu:nvgpu: correct name for unmapped ptes flags
Seshendra Gadagottu [Fri, 15 May 2015 18:20:27 +0000 (11:20 -0700)]
gpu:nvgpu: correct name for unmapped ptes flags

Bug 1587825

Change-Id: I38e4aa5408e5bf436df96592bfd2264aad56d2af
Signed-off-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Reviewed-on: http://git-master/r/743358
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
8 years agogpu: nvgpu: Fix prefix and export commit attrib cb
Terje Bergstrom [Thu, 4 Jun 2015 17:54:11 +0000 (10:54 -0700)]
gpu: nvgpu: Fix prefix and export commit attrib cb

Change-Id: I8309837978b069fa5d416b7713654d6b71543c77
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/752641

8 years agoARM: tegra: Increasing PMIC WDT Timeout to 600s
Saket Bhojane [Fri, 3 Apr 2015 06:47:45 +0000 (12:17 +0530)]
ARM: tegra: Increasing PMIC WDT Timeout to 600s

Watchdog timer is set to 600 sec

Change-Id: I279cbbeb8db1fa5b52e690c9853d39bcb010c71f
Signed-off-by: Saket Bhojane <sbhojane@nvidia.com>
Reviewed-on: http://git-master/r/727364
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 375e6fd5bbbd4c24bc2e71e7b34d432512f232de)
Reviewed-on: http://git-master/r/727933
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
8 years agoarm: dts: add default country code revision for DriveCX
Narayan Reddy [Tue, 26 May 2015 17:12:25 +0000 (22:42 +0530)]
arm: dts: add default country code revision for DriveCX

Since DriveCX is a reference platform, use country code
as US

Bug 200106000

Change-Id: I403b8bdf71a60910cccb877628919211bafc64f3
Signed-off-by: Narayan Reddy <narayanr@nvidia.com>
Reviewed-on: http://git-master/r/747289
(cherry picked from commit f9a8e9e57e3230ccf1fddfb19eb38d42232cb9c5)
Reviewed-on: http://git-master/r/754948
Reviewed-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
8 years agoarm64: odin: add is_ext_dp_panel to common dtsi
Alvin Park [Mon, 8 Jun 2015 09:50:09 +0000 (18:50 +0900)]
arm64: odin: add is_ext_dp_panel to common dtsi

Add nvidia,is_ext_dp_panel to odin common dtsi file

Bug 200106509

Change-Id: I409e91330fc329d73f709fabbb90eae329e9e453
Signed-off-by: Alvin Park <apark@nvidia.com>
Reviewed-on: http://git-master/r/754412
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-by: Min-wuk Lee <mlee@nvidia.com>
Reviewed-by: Shu Zhong <shuz@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
8 years agonet: wireless: bcmdhd: kernel log cleanup
kraghavender [Fri, 29 May 2015 11:40:38 +0000 (17:10 +0530)]
net: wireless: bcmdhd: kernel log cleanup

Clean up the kernel log.

Bug 1639369

Change-Id: Ia3ff75a48017479551f8158b241c8b69e1a4b789
Signed-off-by: Raghavender <kraghavender@nvidia.com>
Reviewed-on: http://git-master/r/748689
Reviewed-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
8 years agovideo: tegra: host: t210: enable resource per channel instance
Shridhar Rasal [Mon, 23 Mar 2015 04:51:57 +0000 (10:21 +0530)]
video: tegra: host: t210: enable resource per channel instance

Bug 1614168

Change-Id: I12adf9e61f2761edce8c7e12d98555fdc023918f
Signed-off-by: Shridhar Rasal <srasal@nvidia.com>
Reviewed-on: http://git-master/r/720721
Reviewed-by: Arto Merilainen <amerilainen@nvidia.com>
Tested-by: Arto Merilainen <amerilainen@nvidia.com>
8 years agoarm64: dt: odin: create fp2.0 dts
Harry Hong [Fri, 5 Jun 2015 05:05:00 +0000 (14:05 +0900)]
arm64: dt: odin: create fp2.0 dts

Support odin fp2.0 board which is quite
different from fp1.1 board.

Initially,
-disable spi4 which is not used
-add stmicro touch device node into gen1_i2c
-adding sound node to support rt5639 codec

Bug 200108481

Change-Id: I8fc5a7bfd00e3c1d1e4bc954777f0cb00e0d1386
Signed-off-by: Harry Hong <hhong@nvidia.com>
Reviewed-on: http://git-master/r/752919
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
8 years agoARM64: DT: Hawkeye: Update camera edp consumers
John Moser [Fri, 22 May 2015 18:48:53 +0000 (11:48 -0700)]
ARM64: DT: Hawkeye: Update camera edp consumers

Add sysedp consumer DT definition for the Hawkeye front camera sensor
and adjust read camera sensor power state to account for Hawkeye
regulator efficiencies.

Bug 1645008

Change-Id: Ic716e9b15dd4262c5576e3735e15e8328ee81bb4
Signed-off-by: John Moser <jmoser@nvidia.com>
Reviewed-on: http://git-master/r/746303
(cherry picked from commit 6e7a2e61b79dc3f8458b445a3e3568234b898e39)
Reviewed-on: http://git-master/r/753288
Reviewed-by: Timo Alho <talho@nvidia.com>
Tested-by: Timo Alho <talho@nvidia.com>
8 years agomedia: platform: tegra: Add sysedp consumer
John Moser [Mon, 18 May 2015 18:28:27 +0000 (11:28 -0700)]
media: platform: tegra: Add sysedp consumer

Add support to register and indicate power state changes with
the sysedp framework.

Bug 1645008

Change-Id: Ie9bba82b4e04d65ac147400f9e0f6b14b820d6b9
Signed-off-by: John Moser <jmoser@nvidia.com>
Reviewed-on: http://git-master/r/743924
(cherry picked from commit 46b48b07e2c2b227d318904afeb2f57c3b132e8c)
Reviewed-on: http://git-master/r/753287
Reviewed-by: Timo Alho <talho@nvidia.com>
Tested-by: Timo Alho <talho@nvidia.com>
8 years agoARM64: DT: Hawkeye: Update BL sysedp powerstates
John Moser [Wed, 13 May 2015 01:08:49 +0000 (18:08 -0700)]
ARM64: DT: Hawkeye: Update BL sysedp powerstates

Current Hawkeye sysedp BL powerstates are too high by up to
400 mW. Updating powerstates to reflect the currrent
Hawkeye BL curve.

Bug 200095137

Change-Id: Ie4426a41b366cd6fc63bb8007e472ff452eaa253
Signed-off-by: John Moser <jmoser@nvidia.com>
Reviewed-on: http://git-master/r/741973
(cherry picked from commit aeb4b75bcf20a77c5e5495e2eafae83349df6848)
Reviewed-on: http://git-master/r/753273
Reviewed-by: Timo Alho <talho@nvidia.com>
Tested-by: Timo Alho <talho@nvidia.com>
8 years agoufs: tegra: Program UFS vendor register's.
Naveen Kumar Arepalli [Tue, 9 Jun 2015 06:36:41 +0000 (12:06 +0530)]
ufs: tegra: Program UFS vendor register's.

-Implement vendor specific register's configuration.
-Vendor Registers programming is as per programming
guide lines.

Bug 200091472

Change-Id: I4294c907541428635e66e9af9b1ec6fede368500
Signed-off-by: Naveen Kumar Arepalli <naveenk@nvidia.com>
Reviewed-on: http://git-master/r/754902
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venu Byravarasu <vbyravarasu@nvidia.com>
8 years agoARM: tegra: hawkeye: use pmc iopower driver for IO POWER control
Laxman Dewangan [Fri, 5 Jun 2015 11:53:01 +0000 (17:23 +0530)]
ARM: tegra: hawkeye: use pmc iopower driver for IO POWER control

On T210, there is no auto power detect logic for most of rail and
SW need to override the PMC configuration as per power tree.
Also when IO rail state get change, it is require to control
NO_IOPOWER of PMC for power save and it is done through regulator
notification.

On above context, mode the power detect driver to io-power driver
to control the NO_IOPOWER register.

bug 200112685

Change-Id: I61a6ef61595e8bacb3f4c16464e6a7661c4a2b10
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 7dcf1efd4a0558dbe3cba324d9b3ce8645f7e392)
Reviewed-on: http://git-master/r/754985

8 years agoplatform: tegra: add driver for PMC IO power control
Laxman Dewangan [Fri, 5 Jun 2015 11:50:37 +0000 (17:20 +0530)]
platform: tegra: add driver for PMC IO power control

Add driver to control the IO Power through PMC based
on IO rail state and there state change. The notification
event generated from regulator driver at PRE-DISABLE and
POST-ENABLE which will be used for enabling/disabling
IO power.

bug 200112685

Change-Id: I7505df2293a30ff43c37467e0f6ad09727b68316
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit c330549d2f4ccb3aa7a40b800eb6b03c22155545)
Reviewed-on: http://git-master/r/754984

8 years agoARM: tegra21: hawkeye: set modem control signal to unused for wifi sku
Laxman Dewangan [Thu, 4 Jun 2015 12:37:43 +0000 (18:07 +0530)]
ARM: tegra21: hawkeye: set modem control signal to unused for wifi sku

Hawkeye platform with WIFI SKU will not use the modem control signal
and so keeping these in low power mode.

Signals are:
MODEM-DETECT  ---> PK4
MODEM_AP_WAKE_MDM --->PK5
MDM1_COLDBOOT --->PK6
MDM1_PWR_ON --->PK7

MDM1_MDM_RST ---->PL0
MDM1_MDM_PWR_REPORT --->PL1

bug 200112282

Change-Id: I607f743a3f967d7247ca2c1860d208774545cb39
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 9cacae7b584bf84d967d1a5a2b3505e5e684ad18)
Reviewed-on: http://git-master/r/754983

8 years agoARM: tegra21: hawkeye: move manual edited pinconfig to different dtsi file
Laxman Dewangan [Thu, 4 Jun 2015 12:14:20 +0000 (17:44 +0530)]
ARM: tegra21: hawkeye: move manual edited pinconfig to different dtsi file

Pinmux is generated automatically for Hawkeye. Moving manual addition
on pinmux to new file i.e. pinmux-manual to untouch the auto-generated
dtsi file for pinmux.

bug 200112282

Change-Id: I492856fbfb4c777b72f92290b9f8fa3f73203d52
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 00acb97d91d43fd81100b524639790cc1affb152)
Reviewed-on: http://git-master/r/754982

8 years agoregulator: max16989: add max16989-new as new compatible/id
Laxman Dewangan [Sat, 6 Jun 2015 12:04:58 +0000 (17:34 +0530)]
regulator: max16989: add max16989-new as new compatible/id

Add new compatible and device id as max16989-new to support it
from DT.

Currently the device id is max16989 and when compatible is set as
max16989, the max15569 driver get selected as their compatible value
is max16989x and it matchess with DT.

After this change, DT will set compatible as max16989-new to select
max16989 new driver.

bug 200111792

Change-Id: I492c044b0170ed4212e62eb6471cd093c289cd41
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 593aaaa3e7f596259745c5a6f31b3218b96fceb6)
Reviewed-on: http://git-master/r/754981

8 years agoplatform: tegra: pmc: add APIs to enable/disable PMC NO_IOPOWER
Laxman Dewangan [Fri, 5 Jun 2015 11:48:49 +0000 (17:18 +0530)]
platform: tegra: pmc: add APIs to enable/disable PMC NO_IOPOWER

Add APIs from PMC interface to enable, disable and get status
of PMC _NO_IOPOWER registers.

This register is accessed when IO rails are enabled/disabled
by client.

bug 200112685

Change-Id: Ie5e553c0537db2dddab6fc60de21762200034609
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit e181b4746089717a371395faa551d324f3731ffe)
Reviewed-on: http://git-master/r/754980

8 years agoregulator: core: add event for PRE DISABLE
Laxman Dewangan [Fri, 5 Jun 2015 11:44:50 +0000 (17:14 +0530)]
regulator: core: add event for PRE DISABLE

Add notification event for the pre-disable of regulator.
This is require to disable IO power of the Tegra IO rails.

bug 200112685

Change-Id: I3a099b584095f178d5cc6a505e4c3860906bcae0
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 217af244f756ec580dc7a6601e9fe17eb70b8a77)
Reviewed-on: http://git-master/r/754979

8 years agotegra:camera Fix bw overflow on T124 platform
Wenjia Zhou [Mon, 1 Jun 2015 00:52:09 +0000 (17:52 -0700)]
tegra:camera Fix bw overflow on T124 platform

Bug 1649455

Change-Id: I6fa9e141c84fdcc74750db0035da7d9d01264f9e
Signed-off-by: Wenjia Zhou <wenjiaz@nvidia.com>
Reviewed-on: http://git-master/r/751067
(cherry picked from commit 3b0423ac0130ba133074d0f8e85b11be8b2a3755)
Reviewed-on: http://git-master/r/749247
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Charles Kong <charlesk@nvidia.com>
Reviewed-by: Jihoon Bang <jbang@nvidia.com>
8 years agoARM64: hawkeye: Update IMX132 DT
Frank Chen [Fri, 29 May 2015 02:25:21 +0000 (19:25 -0700)]
ARM64: hawkeye: Update IMX132 DT

- Add CAM_RST gpio
- Adjust orientation for new module

Bug 1612782

Change-Id: I6607e2cc94fa004861240fd12c2b30a7c167e828
Signed-off-by: Frank Chen <frankc@nvidia.com>
Reviewed-on: http://git-master/r/748532
(cherry picked from commit 86bec5708bf1773f63d36be2cb660e1e6e159b85)
Reviewed-on: http://git-master/r/749253
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: David Wang (SW-TEGRA) <davidw@nvidia.com>
Reviewed-by: Jihoon Bang <jbang@nvidia.com>
8 years agoplatform: tegra21: Support cpufreq table from DT
Alex Frid [Fri, 29 May 2015 02:52:21 +0000 (19:52 -0700)]
platform: tegra21: Support cpufreq table from DT

Added Tegra21 cpufreq driver support for parsing T210 CPU scaling data
compatible with DT binding defined in nvidia,cpufreq-tegra.txt, and
initialized cpufreq scaling table accordingly.

Bug 200085579

Change-Id: I609a9b4143e7b3df3422d4be0d5c2cd7eb4ba64a
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/749066
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Sai Gurrappadi <sgurrappadi@nvidia.com>
Reviewed-by: Bo Yan <byan@nvidia.com>
8 years agoblock: set default max_sectors to 16K
Ajay Gupta [Wed, 29 Apr 2015 22:45:15 +0000 (15:45 -0700)]
block: set default max_sectors to 16K

Needed for USB flash driver read/write performance

Bug 1637247

Change-Id: I75d3507a28d3ad8016424031e5c101265dfba306
Signed-off-by: Ajay Gupta <ajayg@nvidia.com>
Reviewed-on: http://git-master/r/743378
Reviewed-by: Ashutosh Jha <ajha@nvidia.com>
8 years agomisc: Clean up modem DT from unsupported platforms
BH Hsieh [Mon, 11 May 2015 03:10:18 +0000 (11:10 +0800)]
misc: Clean up modem DT from unsupported platforms

Clean up modem DT from unsupported T210 platforms.

Bug 200076665

Change-Id: Ibe109a03bda736b667948ec1f18c9ab2ca555f0b
Signed-off-by: BH Hsieh <bhsieh@nvidia.com>
Reviewed-on: http://git-master/r/737670
(cherry picked from commit b544771f745150efcf127470d7fb97727723020e)
Reviewed-on: http://git-master/r/746575
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: WK Tsai <wtsai@nvidia.com>
Reviewed-by: Neil Patel <neilp@nvidia.com>
Reviewed-by: Steve Lin <stlin@nvidia.com>
8 years agomisc: Reorganize modem DT
BH Hsieh [Thu, 7 May 2015 02:26:01 +0000 (10:26 +0800)]
misc: Reorganize modem DT

1. Remove "nvidia,use-xhci-hsic" property
2. Centralize modem DT node in common dtsi by chip
3. Remove "nvidia,mdm-sar0-gpio" property

Bug 200076665

Change-Id: Ie78b0fb3b3c32aa74560b16f618dc39934c8fe28
Signed-off-by: BH Hsieh <bhsieh@nvidia.com>
Reviewed-on: http://git-master/r/735385
(cherry picked from commit d29d21798accbd8a016a081751ff5be011a50cab)
Reviewed-on: http://git-master/r/746573
Reviewed-by: Steve Lin <stlin@nvidia.com>
Tested-by: Steve Lin <stlin@nvidia.com>
8 years agodrivers: tegra: Disallow cluster switch if fuse set
Sai Gurrappadi [Wed, 3 Jun 2015 23:21:25 +0000 (16:21 -0700)]
drivers: tegra: Disallow cluster switch if fuse set

Prevent any cluster switches if the disable slow cluster fuse is set.
Not doing so will hang the system.

Bug 1648455

Change-Id: Icb57ff63693a1f15b7e4a84c617cc7fe1c595747
Signed-off-by: Sai Gurrappadi <sgurrappadi@nvidia.com>
Reviewed-on: http://git-master/r/752171
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Sivaram Nair <sivaramn@nvidia.com>
8 years agofirmware: tegra: reorganize mail ops
Sivaram Nair [Tue, 2 Jun 2015 23:01:41 +0000 (16:01 -0700)]
firmware: tegra: reorganize mail ops

Re-arrange the mailing functions in order to introduce platform specific
mail ops. This patch essentially moves some shared code into platform
specifc files.

Change-Id: I218df8ab734e2ee38e6dd450ba13dd360d289c0e
Signed-off-by: Sivaram Nair <sivaramn@nvidia.com>
Reviewed-on: http://git-master/r/751565
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Timo Alho <talho@nvidia.com>
8 years agoARM64: update Jetson camera DT pixel type
David Wang [Tue, 19 May 2015 19:08:07 +0000 (12:08 -0700)]
ARM64: update Jetson camera DT pixel type

update DT file to enable HDR on front sensor.

Bug 200105577.

Change-Id: I87a65395fc4682e92fad432a1a53f9d267319f94
Signed-off-by: David Wang <davidw@nvidia.com>
Reviewed-on: http://git-master/r/744492
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Philip Breczinski <pbreczinski@nvidia.com>
Reviewed-by: Jihoon Bang <jbang@nvidia.com>
8 years agodriver: media: tegra: Add CAM_RST gpio for IMX132
Frank Chen [Fri, 29 May 2015 02:27:33 +0000 (19:27 -0700)]
driver: media: tegra: Add CAM_RST gpio for IMX132

Add CAM_RST gpio control for IMX132

Bug 1612782

Change-Id: I49a66143ce9233f3fb90be6713c90180bd77646b
Signed-off-by: Frank Chen <frankc@nvidia.com>
Reviewed-on: http://git-master/r/748533
(cherry picked from commit c4db23cc4ed55a4d8c1f3551fcd2a39bfbf61dae)
Reviewed-on: http://git-master/r/749254
Reviewed-by: David Schalig <dschalig@nvidia.com>
Tested-by: David Schalig <dschalig@nvidia.com>
Reviewed-by: David Wang (SW-TEGRA) <davidw@nvidia.com>
Reviewed-by: Jihoon Bang <jbang@nvidia.com>
8 years agogpu: nvgpu: Do not pre-allocate cmdbuf entries
Terje Bergstrom [Mon, 18 May 2015 19:26:52 +0000 (12:26 -0700)]
gpu: nvgpu: Do not pre-allocate cmdbuf entries

Do not preallocate cmdbuf tracking entries. Allocate them only when
needed.

Bug 200104160

Change-Id: I12f8392723c301a368af1e280893ff993480477f
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/743953
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Konsta Holtta <kholtta@nvidia.com>
Reviewed-by: Deepak Nibade <dnibade@nvidia.com>
8 years agodrivers: platform: tegra: fix UTMI tracking delay
Mark Kuo [Tue, 12 May 2015 03:03:39 +0000 (11:03 +0800)]
drivers: platform: tegra: fix UTMI tracking delay

Set the UTMI pad tracking delay to 50us before we turn off pad tracking
clocks. The total time required to complete tracking from the time
PD_TRK is deasserted by SW = (TRK_START_TIMER + TRK_DONE_TIME + (2 *
TRK_DONE_RESET_TIMER)) = (31 + 100 + 2*10) = 151 cycles.

SW delay should keep at least 2x time = 300 cycles (=50us assuming
TRK_CLK of 6M) to give enough margin.

Bug 200086517
Bug 200097390

Change-Id: Ie430b013b914b22722ee2964c074005b2568d143
Signed-off-by: Mark Kuo <mkuo@nvidia.com>
Reviewed-on: http://git-master/r/736294
(cherry picked from commit fb8dfa5b3a67b8e7adafd5332595435fd954db05)
Reviewed-on: http://git-master/r/746561
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
8 years agoxhci: Silence "xHCI xhci_drop_endpoint called with disabled ep ..." messages
Hans de Goede [Fri, 16 Jan 2015 15:54:02 +0000 (17:54 +0200)]
xhci: Silence "xHCI xhci_drop_endpoint called with disabled ep ..." messages

When re-applying the configuration after a successful usb device reset,
xhci_discover_or_reset_device has already dropped the endpoints, and free-ed
the rings.

The endpoints already being dropped is expected, and should not lead to
warnings. Use the fact that the rings are also free-ed in this scenario to
detect this, and suppress the "xHCI xhci_drop_endpoint called with disabled
ep ..." message in this case.

Bug 200040915
Bug 200111284

Signed-off-by: Hans de Goede <hdegoede@redhat.com>
--
Changes in v2:
Move the ring check to only guard the xhci_warn, so as to avoid side-effects
in case we have a scenario where the rings are free-ed, but the endpoint is
not yet dropped.
Signed-off-by: Mathias Nyman <mathias.nyman@linux.intel.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Change-Id: I94392cf985208f96c7102e5115268c3460338a46
Signed-off-by: Petlozu Pravareshwar <petlozup@nvidia.com>
Reviewed-on: http://git-master/r/721398
(cherry picked from commit 291516cede2ff78d33857251ccb7ef1e3eb2ac9a)
Reviewed-on: http://git-master/r/752496
Reviewed-by: Krishna Yarlagadda <kyarlagadda@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
8 years agoasoc: codec: es755: Add delay between SPI commands
Srinivas Anne [Fri, 15 May 2015 19:32:55 +0000 (12:32 -0700)]
asoc: codec: es755: Add delay between SPI commands

Summary:
1) Added 1ms delay between SPI commands that does not require response
from codec. Commands sent after the route is up and running.

2) 5ms delay for any commands that require a read response from codec.

This should minimize the frequency of SPI interrupts that starved
Audience FW and resulted in Audio corruption.

bug 1622994

Change-Id: I85d8f26245406326c350ebf4723eca31d297b53f
Signed-off-by: Srinivas Anne <sanne@nvidia.com>
Reviewed-on: http://git-master/r/743385
Reviewed-on: http://git-master/r/747494
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
8 years agoARM: tegra21: hawkeye: configure QSPI comp control INPUT to 0
Laxman Dewangan [Thu, 4 Jun 2015 10:04:58 +0000 (15:34 +0530)]
ARM: tegra21: hawkeye: configure QSPI comp control INPUT to 0

Configure QSPI comp control E_INPUT to 0 to save power on digital
IO lines.

bug 1650903

Change-Id: Iacea27f3333140b4126cc0259b7ea415e0885fbd
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 3cd4da61d5b2ea378743ae7a63f87fba6e5bf241)
Reviewed-on: http://git-master/r/754584

8 years agoregulator: max16989: add support to read value from OTP
Laxman Dewangan [Thu, 4 Jun 2015 13:59:25 +0000 (19:29 +0530)]
regulator: max16989: add support to read value from OTP

Add support to read parameters from device OTP if properties
are not provided from DT. This help on not changing the HW
OTP value if not required.

bug 200111792

Change-Id: I736d52025ac065d3943ed0731eb4b2472ad2f2c7
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit b3aa7e61446b6300fe0c87b79955e876292a3987)
Reviewed-on: http://git-master/r/754585

8 years agopinctrl: tegra210: make qspi comp control and lpbk control as drive
Laxman Dewangan [Thu, 4 Jun 2015 10:03:09 +0000 (15:33 +0530)]
pinctrl: tegra210: make qspi comp control and lpbk control as drive

Make QSPI comp control and LPBK control as part of drive
control so that it can be configured through pincontrol
interface.

bug 1650903

Change-Id: Ie6672178b97cc8d5e64b17af5580ffc241348ef9
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit c2d49907fdbabb70104c30f0887b5064703a5812)
Reviewed-on: http://git-master/r/754583

8 years agoARM: tegra21: make pinmux drive register range to 0x8d8 to 0xb78
Laxman Dewangan [Thu, 4 Jun 2015 10:00:19 +0000 (15:30 +0530)]
ARM: tegra21: make pinmux drive register range to 0x8d8 to 0xb78

Include the PAD control for QSPI i.e. QSPI comp control and
LPBK control inside driver control so that it can be configure
through pinmux DT for desired value.

bug 1650903

Change-Id: Id21e363b229ff0d14559cff29dbfe8134500c8e0
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit ca29c2e5ea4d5181710ac4bcfc9ff5ea68a91a4c)
Reviewed-on: http://git-master/r/754582

8 years agoARM: tegra210: Set IO PAD default voltage to 1.8V which only work on 1.8V
Laxman Dewangan [Wed, 3 Jun 2015 12:09:22 +0000 (17:39 +0530)]
ARM: tegra210: Set IO PAD default voltage to 1.8V which only work on 1.8V

On T210, some of IO pads are designed to work on two voltages 1.8V
and 3.3V. The IO-PAD SPI-HV is having the autodetect capability to
detect the voltage level from platform but for other IO PAD, the
capability is removed as part of 20nm design. Hence SW need to
explicitly set the PWR-DET register for the other IO PADS as per
power tree.

All IO pads are not the capable of working on 1.8V and 3.3V
although there is PWR-DET bits on the power detect registers.
These are dummy on nature and just available for backward
compatibility.

The IO pads are:
SPI-HV:
Autodetect capability and 1.8/3.3V support.
GPIO, SDMMC1, SDMMC3, AUDIO_HV:
Work on 1.8V and 3.3V, SW need to set PWR-DET bit.
AUDIO, CAM, DBG, DMIC, PEX-CTRL, SPI, UART, SYS, BB:
Only work on 1.8V.

Configure the IO pad volateg to 1.8V which works on 1.8V only to
match with power tree.

bug 200112284

Change-Id: I8cc3639d6a791f9f261700cb60074ee949987e0f
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 130e6c65b64be9ecde8bdc5b2154cf3ab285932d)
Reviewed-on: http://git-master/r/754581

8 years agoARM: tegra: hawkeye: set sdmmc1/SPI power det to 1.8V
Laxman Dewangan [Wed, 3 Jun 2015 07:13:28 +0000 (12:43 +0530)]
ARM: tegra: hawkeye: set sdmmc1/SPI power det to 1.8V

As per power tree of Hawkeye, SDMMC1 and SPI IO rail are
connected to 1.8V. Set IO rail voltage accordingly on the
power detect configuration.

bug 200112284

Change-Id: Idcec4e89bcc16de13fdff7e9f1591e2169c8106d
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 2097726c38e6af8362083836a4c791448a7153d9)
Reviewed-on: http://git-master/r/754580

8 years agoARM: tegra: initialise GPIO IO pad through platform-io-pad-voltage
Laxman Dewangan [Mon, 1 Jun 2015 10:21:32 +0000 (15:51 +0530)]
ARM: tegra: initialise GPIO IO pad through platform-io-pad-voltage

Bootloader initialise the GPIO IO pad voltage through dt property
platform-io-pad-voltage, provide the pad voltage through this
property. Kernel does not use this property.

bug 16481411650140

Change-Id: Icb7aada714bb65eea90541e3057f6f13e7062d95
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/750781
(cherry picked from commit 0eaad545c787cccbbc96f558c5a2f7962b6a0e81)
Reviewed-on: http://git-master/r/754579

8 years agoARM64: tegra12: enable MAX16989 regulator config
Laxman Dewangan [Tue, 2 Jun 2015 07:31:02 +0000 (13:01 +0530)]
ARM64: tegra12: enable MAX16989 regulator config

Enable MAX16989 regulator config for enabling MAXIM MAX16989
device.

bug 1627041

Change-Id: I026bce6e15c69492eab2fee91fd4eca6a12cf027
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 95908cce0e0accd5b29c0b742d32107ad5f1a36f)
Reviewed-on: http://git-master/r/754578
Reviewed-by: Automatic_Commit_Validation_User
8 years agoARM: tegra210: set initial io dpd state from DT
Laxman Dewangan [Mon, 1 Jun 2015 07:19:59 +0000 (12:49 +0530)]
ARM: tegra210: set initial io dpd state from DT

Set initial IO pad DPD state from DT instead of setting
it from board files. IO PAD DPD configuration is supported from
DT.

bug 1648039

Change-Id: I89b553f9edcf42e24c4ac2e3b4896bafec52d593
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
(cherry picked from commit 92873ee4a3e1f24a9c9765c87d1243058ca22a46)
Reviewed-on: http://git-master/r/754577

8 years agommc: add 32 bit block count support
R Raj Kumar [Thu, 13 Nov 2014 10:37:19 +0000 (16:07 +0530)]
mmc: add 32 bit block count support

Added 32 bit block count support for
SD host version 4.10

Bug 200106906

Change-Id: I32911f7c70c214080b9b6cc987bb365c354a6156
Signed-off-by: R Raj Kumar <rrajk@nvidia.com>
Reviewed-on: http://git-master/r/746118
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Venu Byravarasu <vbyravarasu@nvidia.com>
8 years agogpu: nvgpu: add per-channel refcounting
Konsta Holtta [Fri, 6 Mar 2015 14:33:43 +0000 (16:33 +0200)]
gpu: nvgpu: add per-channel refcounting

Add reference counting for channels. A channel is freed only when its
refcount goes to zero, and the free channels are kept in a list
protected with a mutex since the refcounts alone are not enough for
taking a dead channel into use.

Each use of a channel should have a reference taken right before or held
by the caller. Taking a reference of a wild channel pointer may fail, if
the channel is already dead. Lifetime of the references may be quite
wide, such as one for a whole channel fd, or one during a job
submission.

The last user of a channel might eventually be the threaded interrupt
handler, so add a scheduled work for actually freeing the channels whose
reference counts go to zero there, because freeing needs interrupts.
Some of the free-sensitive functions used in the interrupt are also used
elsewhere, so a purging loop is added whenever such entry point ends.

Bug 1530226
Bug 1597493
Bug 200076344
Bug 200071810

Change-Id: Ib274876908e18219c64ea41e50ca443df81d957b
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Signed-off-by: Konsta Holtta <kholtta@nvidia.com>
Signed-off-by: Sami Kiminki <skiminki@nvidia.com>
Reviewed-on: http://git-master/r/448463

8 years agoclock: tegra21: Assign clock IDs for BLINK
Hoang Pham [Thu, 4 Jun 2015 21:09:18 +0000 (14:09 -0700)]
clock: tegra21: Assign clock IDs for BLINK

Assign Tegra21 clock IDs for BLINK, SOR1_SRC,
SOR0_BRICK, SOR1_BRICK, PLL_A_OUT0_OUT_ADSP

Bug 1608456

Change-Id: Ib5b5ecbc5c94fb4fc5d1f40bc65479472a2caf55
Signed-off-by: Hoang Pham <hopham@nvidia.com>
Reviewed-on: http://git-master/r/752706
GVS: Gerrit_Virtual_Submit
Reviewed-by: Bo Yan <byan@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
8 years agodriver: media: tegra: fix coverity issue in imx214
David Wang [Fri, 5 Jun 2015 17:23:53 +0000 (10:23 -0700)]
driver: media: tegra: fix coverity issue in imx214

Fixing coverity issue in imx214 driver, error checking for
power on/off calls.
Coverity ID : 18406

Bug 1416640.

Change-Id: I2301e15f2db01b281c060aa1f7261396f68499e7
Signed-off-by: David Wang <davidw@nvidia.com>
Reviewed-on: http://git-master/r/753293
Reviewed-by: Amey Asgaonkar <aasgaonkar@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Gary Fitzer <gfitzer@nvidia.com>
Reviewed-by: Bo Yan <byan@nvidia.com>
8 years agocpufreq: Define Tegra cpufreq DT binding
Alex Frid [Tue, 2 Jun 2015 00:18:45 +0000 (17:18 -0700)]
cpufreq: Define Tegra cpufreq DT binding

Defined DT binding for Tegra cpufreq driver.

Bug 200085579

Change-Id: I191704a12f99272e018ff37bee3fe1634a19b53b
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/751132
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Sai Gurrappadi <sgurrappadi@nvidia.com>
Reviewed-by: Bo Yan <byan@nvidia.com>
8 years agoARM64: tegra: Separate common power DVFS definitions
Alex Frid [Tue, 2 Jun 2015 02:48:02 +0000 (19:48 -0700)]
ARM64: tegra: Separate common power DVFS definitions

Moved common for all platforms power DVFS definitions from E2174 board
DT include file into a separate file with all nodes disabled. To keep all
DTs unchanged, included new file into E2174 board file, and re-enabled
appropriate E2174 nodes.

Bug 200085579

Change-Id: I97162fa2cd8021017189b1a6bee511e403562ca6
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/751162
Reviewed-by: Sreenivasulu Velpula <svelpula@nvidia.com>
Reviewed-by: Bo Yan <byan@nvidia.com>
8 years agoiio: proximity: IQS2x3 DT disable
Erik Lilliebjerg [Tue, 2 Jun 2015 19:03:02 +0000 (12:03 -0700)]
iio: proximity: IQS2x3 DT disable

- Honor device tree status disable mechanism by unloading driver without any
  communication with device.
- See Documentation/devicetree/bindings/iio/iqs253-ps.txt for ability to
  disable AND leaving device in a low power state.

Bug 200099994

Change-Id: I332e64627b356ee1975fa2f290947d805ac15b33
Signed-off-by: Erik Lilliebjerg <elilliebjerg@nvidia.com>
Reviewed-on: http://git-master/r/751488
(cherry picked from commit a29cc9c7233aaf9e746ac3956321a20495fa6637)
Reviewed-on: http://git-master/r/754570
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Robert Collins <rcollins@nvidia.com>
8 years agoarm64: dts: EVT compass matrix
Erik Lilliebjerg [Thu, 28 May 2015 15:23:40 +0000 (08:23 -0700)]
arm64: dts: EVT compass matrix

Bug 200089138

Change-Id: I184c6e63567cd6f304fbdfda5e9fed21440e3315
Signed-off-by: Erik Lilliebjerg <elilliebjerg@nvidia.com>
Reviewed-on: http://git-master/r/748322
(cherry picked from commit a5c32569468d4d114118ac4461267527821b40e2)
Reviewed-on: http://git-master/r/754569
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Robert Collins <rcollins@nvidia.com>
8 years agoarm64: dts: EVT Z axis orientation
Erik Lilliebjerg [Thu, 28 May 2015 06:41:13 +0000 (23:41 -0700)]
arm64: dts: EVT Z axis orientation

- Correct the orientation matrix for EVT.  By correcting the Z axis, screen
  auto-rotation will happen within angled attitude.

Bug 1645770
Bug 1645772

Change-Id: Ie75569cfba1c6aff98dd0409cab411f58ef5b4cf
Signed-off-by: Erik Lilliebjerg <elilliebjerg@nvidia.com>
Reviewed-on: http://git-master/r/748156
(cherry picked from commit e319cc7ab295782a7d4d1d5e58cb5ceba8571847)
Reviewed-on: http://git-master/r/754568
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Robert Collins <rcollins@nvidia.com>
8 years agosensors: Disable SAR sensor due to spinlock wait.
Robert Collins [Wed, 27 May 2015 17:11:01 +0000 (10:11 -0700)]
sensors:  Disable SAR sensor due to spinlock wait.

Bug 200107455
Bug 1646387

Change-Id: I6a0b25a8214c09be1cfa9ecb1994e50626db7fb2
Signed-off-by: Robert Collins <rcollins@nvidia.com>
Reviewed-on: http://git-master/r/747842
(cherry picked from commit 80baf519b10658efe9ff847a2de518d641afdaa0)
Reviewed-on: http://git-master/r/754566
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit

8 years agoarm64: dts: add ALS calibration.
Erik Lilliebjerg [Fri, 22 May 2015 14:15:29 +0000 (07:15 -0700)]
arm64: dts: add ALS calibration.

- Add CM32180 ALS calibration data to DT.

Bug 1649334

Change-Id: I9de84f6b4f2e5e5b7ab628d65b52f18f62c718ef
Signed-off-by: Erik Lilliebjerg <elilliebjerg@nvidia.com>
Reviewed-on: http://git-master/r/746203
(cherry picked from commit 93fd9991deff523bcc9b9258b2324cc542af1425)
Reviewed-on: http://git-master/r/754563
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Robert Collins <rcollins@nvidia.com>
8 years agoiio: Add sensor wake_up support
Erik Lilliebjerg [Fri, 22 May 2015 13:43:43 +0000 (06:43 -0700)]
iio: Add sensor wake_up support

- Add wake_up sensor type support.
- Remove IIO dependencies from light and proximity headers for portability.
- Add driver documentation.
- Add ICM20628 compatibility label.
- Add global disable allowing no driver interaction with device.
- Fix interpolation 64-bit divide in light and proximity modules.
- Fix CM32180 device parameter table.
- Fix IQS2X6 Kconfig label.

Bug 1646541

Change-Id: Ice6d2b435c7f60256ef36601f7c7aaefbcbc53b3
Signed-off-by: Erik Lilliebjerg <elilliebjerg@nvidia.com>
Reviewed-on: http://git-master/r/746199
(cherry picked from commit 82bd8d8464c2539577e5987f69271afeddce37ec)
Reviewed-on: http://git-master/r/754562
GVS: Gerrit_Virtual_Submit
Reviewed-by: Robert Collins <rcollins@nvidia.com>
8 years agofirmware: tegra: Add MRQ for thermal IPC calls
Mikko Perttunen [Wed, 13 May 2015 12:41:59 +0000 (15:41 +0300)]
firmware: tegra: Add MRQ for thermal IPC calls

This just adds the MRQ for Thermal BPMP API calls to the
list of MRQs.

Change-Id: I2273de557565786280b5f59cbae2589711163317
Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com>
Reviewed-on: http://git-master/r/753075
Reviewed-by: Timo Alho <talho@nvidia.com>
Tested-by: Timo Alho <talho@nvidia.com>
8 years agogpu: nvgpu: remove excessive allow_all checks
Leonid Moiseichuk [Mon, 8 Jun 2015 09:52:11 +0000 (12:52 +0300)]
gpu: nvgpu: remove excessive allow_all checks

The allow_all checks are not required for mode-E snapshot buffers operations.

Bug 1573150

Change-Id: I570e70d7ae94b8c9bf2d3e55996442bfe5f71410
Signed-off-by: Leonid Moiseichuk <lmoiseichuk@nvidia.com>
Reviewed-on: http://git-master/r/754413
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Konsta Holtta <kholtta@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Tested-by: Terje Bergstrom <tbergstrom@nvidia.com>
8 years agoarm: tegra: hawkeye: enable panel power saving suspend
Daniel Solomon [Mon, 11 May 2015 01:10:52 +0000 (18:10 -0700)]
arm: tegra: hawkeye: enable panel power saving suspend

Enable panel power saving suspend path, so that DSI lanes are powered
down when the panel is disabled.

Bug 1644469

Change-Id: Ifa9b533e4aeecfb41b085eb59c8e103316bb1760
Signed-off-by: Daniel Solomon <daniels@nvidia.com>
Reviewed-on: http://git-master/r/741028
(cherry picked from commit 029aa802db22c06aa6e0f933ab173a795a9a1dc8)
Reviewed-on: http://git-master/r/743968
Reviewed-by: Mitch Luban <mluban@nvidia.com>
Tested-by: Mitch Luban <mluban@nvidia.com>
8 years agoarm: tegra: hawkeye: apply backlight transfer function
Daniel Solomon [Wed, 20 May 2015 21:38:59 +0000 (14:38 -0700)]
arm: tegra: hawkeye: apply backlight transfer function

Adjust backlight update requests to create a nonlinear
change in brightness (smaller increments at lower
backlight levels, larger increments at higher backlight
levels).
The current curve data is borrowed from Shield Tablet 8.

Bug 1647733

Change-Id: Iccea5b5e34a5cd2ee759fecf7b86a4a0d0b57deb
Signed-off-by: Daniel Solomon <daniels@nvidia.com>
Reviewed-on: http://git-master/r/745148
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
(cherry picked from commit 4c336a16a9e036a36f9a6c1a0699ed001048e383)
Reviewed-on: http://git-master/r/751053
Reviewed-by: Mitch Luban <mluban@nvidia.com>
Tested-by: Mitch Luban <mluban@nvidia.com>
8 years agovideo: tegra: dc: reset vrr params on lastenable
Daniel Solomon [Thu, 21 May 2015 23:39:28 +0000 (16:39 -0700)]
video: tegra: dc: reset vrr params on lastenable

Bug 1647695

Change-Id: I2ac5375348de45a041f562401b2b691980d9498c
Signed-off-by: Daniel Solomon <daniels@nvidia.com>
Reviewed-on: http://git-master/r/745904
(cherry picked from commit 086ae16703d45394c434070682d3230a963f276c)
Reviewed-on: http://git-master/r/751054
Reviewed-by: Mitch Luban <mluban@nvidia.com>
Tested-by: Mitch Luban <mluban@nvidia.com>
8 years agobacklight: lp855x: add support for backlight curve
Daniel Solomon [Wed, 20 May 2015 21:30:00 +0000 (14:30 -0700)]
backlight: lp855x: add support for backlight curve

By default, backlight updates are linear with respect
to brightness. In some cases it's desirable to use
specific transfer functions instead of a simpler linear
response.
This change adds bl_curve to the LP855x platform data,
a LUT used to implement backlight transfer functions.
LUT data is parsed from DT.

Bug 1647733

Change-Id: I0448de936149b32ade29c1a183a8ead925b617c1
Signed-off-by: Daniel Solomon <daniels@nvidia.com>
Reviewed-on: http://git-master/r/745147
(cherry picked from commit 0ddd6e1e68c30940b6d9c495eced21af3e753382)
Reviewed-on: http://git-master/r/751051
Reviewed-by: Mitch Luban <mluban@nvidia.com>
8 years agoarm: tegra: hawkeye: linearize backlight response
Daniel Solomon [Wed, 20 May 2015 20:30:32 +0000 (13:30 -0700)]
arm: tegra: hawkeye: linearize backlight response

Linearize backlight response for Sharp 8" 19x12 panel.

Bug 1647733

Change-Id: Ia06d95b32b546e667eca12cd0502ef8da12757a5
Signed-off-by: Daniel Solomon <daniels@nvidia.com>
Reviewed-on: http://git-master/r/745083
(cherry picked from commit 0d6a2eee48d2e8d5ccc1216e3492b10a0cc07a9b)
Reviewed-on: http://git-master/r/751047
Reviewed-by: Mitch Luban <mluban@nvidia.com>
Tested-by: Mitch Luban <mluban@nvidia.com>
8 years agoarm: tegra: hawkeye: make vrr platform specific
Daniel Solomon [Thu, 9 Apr 2015 22:35:07 +0000 (15:35 -0700)]
arm: tegra: hawkeye: make vrr platform specific

Make vrr platform specific instead of panel specific.
Enable for Hawkeye only for now.

Change-Id: Ia60e710c16d004b1705c0392d833fe3ca693c7cd
Signed-off-by: Daniel Solomon <daniels@nvidia.com>
Reviewed-on: http://git-master/r/729884
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
(cherry picked from commit 541ae5a84875ac741d3f1429ab72d4a02854c5a8)
Reviewed-on: http://git-master/r/751042
Reviewed-by: Mitch Luban <mluban@nvidia.com>
Tested-by: Mitch Luban <mluban@nvidia.com>
8 years agoarm64: configs: disable CONFIG_DEVKMEM config
Amit Sharma (SW-TEGRA) [Sat, 6 Jun 2015 04:42:47 +0000 (10:12 +0530)]
arm64: configs: disable CONFIG_DEVKMEM config

Disabled the /dev/kmem device on t210 by disabling the CONFIG_DEVKMEM config.
This device is already disabled on t124 and t132 too.

kernel panic is observed when we try to read and write from /dev/kmem device.
Currently, there is no real usecase which needs /dev/kmem device. And
there are some security concerns on keeping it enable. Therefore,
disabled the /dev/kmem device.

Bug 200112053

Change-Id: Ie347fc7c30933cede27153dfcaf0a3aef85f8362
Signed-off-by: Amit Sharma (SW-TEGRA) <amisharma@nvidia.com>
Reviewed-on: http://git-master/r/753502
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Sri Krishna Chowdary <schowdary@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
8 years agoiommu/tegra: smmu: protect page table walks with as->lock
Sri Krishna chowdary [Fri, 5 Jun 2015 10:56:41 +0000 (16:26 +0530)]
iommu/tegra: smmu: protect page table walks with as->lock

page table walks in iova_to_phys and iovainfo debugfs need to be
protected from page table updates in order get correct snap shot
and to avoid updates page tables while trying to dump it

Bug 1596914

Change-Id: I95d8d7e5fdf913ce9db619b5544120e02b1de2f7
Signed-off-by: Sri Krishna chowdary <schowdary@nvidia.com>
Reviewed-on: http://git-master/r/753152
Reviewed-by: Hiroshi Doyu <hdoyu@nvidia.com>
Tested-by: Hiroshi Doyu <hdoyu@nvidia.com>
8 years agoiommu/tegra: smmu: silence prints from iova2pa_write()
Sri Krishna chowdary [Fri, 5 Jun 2015 12:09:56 +0000 (17:39 +0530)]
iommu/tegra: smmu: silence prints from iova2pa_write()

This is in preparation to NvmapIramSmmuTest.
Without this change, test would be very slow due to too many
prints to console.

Bug 200106873

Change-Id: Iaec0cc0b6476cc210e0641328fef91dea4b26d86
Signed-off-by: Sri Krishna chowdary <schowdary@nvidia.com>
Reviewed-on: http://git-master/r/753209
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
8 years agoiommu: tegra-smmu: fix phys address truncation issue
Bryan Wu [Fri, 1 May 2015 18:53:45 +0000 (11:53 -0700)]
iommu: tegra-smmu: fix phys address truncation issue

Fix the truncation issue for phys addresses >32-bit while making PDE entry.

Bug 1410705

Change-Id: I0f7eaf34b9636ff95575a8ac8135019643244867
Signed-off-by: Bryan Wu <pengw@nvidia.com>
Reviewed-on: http://git-master/r/738111
(cherry picked from commit a741c74994f6d7b8a96c9f09022d700356b82f43)
Reviewed-on: http://git-master/r/744648
Reviewed-by: Hiroshi Doyu <hdoyu@nvidia.com>
Tested-by: Hiroshi Doyu <hdoyu@nvidia.com>
8 years agovideo: tegra: host: vi: Enable IRQ during poweron
Arto Merilainen [Wed, 27 May 2015 12:05:13 +0000 (15:05 +0300)]
video: tegra: host: vi: Enable IRQ during poweron

Currently VI IRQ is enabled when the device node is opened, however,
this approach is vulnerable to races and it does not guarantee that
the VI device is kept on after configuring it.

This patch moves IRQ enablement and VI configuration to the device
->finalize_poweron callback which is called when the device is
powered. The patch also moves the disablement of the IRQ to
->prepare_poweroff callback which is called before turning off the
device.

This patch also reorders the deinitialization sequence to account
the changes while interrupts are being disabled.

In order to avoid cases where the VI comes up in state that would
trigger interrupts immediately, the IRQs are kept masked after
turning on the IRQs. Userspace can enable them through submit.

Bug 200103485

Change-Id: Iddf98e5b34639d64164412393d29df049ba01653
Signed-off-by: Arto Merilainen <amerilainen@nvidia.com>
Reviewed-on: http://git-master/r/747735
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Shridhar Rasal <srasal@nvidia.com>
8 years agovideo: tegra: host: Fix module deinit
Arto Merilainen [Wed, 27 May 2015 20:36:31 +0000 (23:36 +0300)]
video: tegra: host: Fix module deinit

This patch reworks module deinitialization to call prepare_poweroff
only if runtime pm is disabled. In case pm runtime is enabled, the call
may lead to multiple calls against prepare_poweroff. The poweroff
sequence is fixed in cases where pm runtime is disabled.

Additionally, this patch fixes the deinitialization in cases where
there is a master-slave relation between devices; If device has a
slave device, the master information from the slave device is wiped
out. This allows the slave device to determine if the master has
already been disabled.

Bug 200103485

Change-Id: Ie039be9075736bac7e0796d6ede58e72f12589eb
Signed-off-by: Arto Merilainen <amerilainen@nvidia.com>
Reviewed-on: http://git-master/r/747934
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Shridhar Rasal <srasal@nvidia.com>
8 years agoplatform: tegra: Fix Coverity issue
Sumit Singh [Fri, 5 Jun 2015 09:45:01 +0000 (15:15 +0530)]
platform: tegra: Fix Coverity issue

Fix Coverity issue of logically dead code resulting from
usage of wrong variable in if statement.

Coverity id : 18630

Bug 1416640

Change-Id: I752bd7f0009bd4e72c5df5dfb6a3343bf09b8748
Signed-off-by: Sumit Singh <sumsingh@nvidia.com>
Reviewed-on: http://git-master/r/753134
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Tested-by: Sachin Nikam <snikam@nvidia.com>
8 years agoARM64: dts: Hawkeye: change charge voltage and current based on temp
Venkat Reddy Talla [Tue, 19 May 2015 11:53:39 +0000 (17:23 +0530)]
ARM64: dts: Hawkeye: change charge voltage and current based on temp

Updating battery charging voltage and current limit
configuration based on battery temperature.

Bug 1647341

Change-Id: Id6e294749d8b1ae26e85c4d8982c674fac30f819
Signed-off-by: Venkat Reddy Talla <vreddytalla@nvidia.com>
Reviewed-on: http://git-master/r/744348
(cherry picked from commit 61ebc47b116a05d1486071afd2e01d9272b105fd)
Reviewed-on: http://git-master/r/746584
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
8 years agopower: extcon: add charger type PSY property
Venkat Reddy Talla [Tue, 12 May 2015 04:20:12 +0000 (09:50 +0530)]
power: extcon: add charger type PSY property

Adding charger type power supply extcon property to
report connected cable type to framework layer.

Bug 200098637

Change-Id: I16863b0f21ee6fd4aef381739fdb2ed56e08db94
Signed-off-by: Venkat Reddy Talla <vreddytalla@nvidia.com>
Reviewed-on: http://git-master/r/741486
(cherry picked from commit 0d063132942683eef271a61906e411c220446f6a)
Reviewed-on: http://git-master/r/745434
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
8 years agoARM: tegra: hawkeye: make PMIC GPIO1 to gpio function mode
Venkat Reddy Talla [Tue, 19 May 2015 07:21:48 +0000 (12:51 +0530)]
ARM: tegra: hawkeye: make PMIC GPIO1 to gpio function mode

On Hawkeye, PMIC GPIO1 is used for enabling/disabling lowad
switch to supply 5V to system.Change function mode of this
GPIO to "gpio" mode.

Bug 1628679

Change-Id: I3bde21364b0efc9761fa071f977579f1afb163bd
Signed-off-by: Venkat Reddy Talla <vreddytalla@nvidia.com>
Reviewed-on: http://git-master/r/744195
(cherry picked from commit e5ef176e5db9ecddd4372f86a0352f28186855e6)
Reviewed-on: http://git-master/r/745433
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
8 years agoiommu/arm-smmu: same SID shares CB
Hiroshi Doyu [Fri, 5 Jun 2015 07:21:34 +0000 (10:21 +0300)]
iommu/arm-smmu: same SID shares CB

Multiple devices can have the same SID. They should share the same IOVA
address space(==CB).

ex:
  $ ls -d /d/12000000.iommu/masters/152?0000.nvdisplay
  /d/12000000.iommu/masters/15200000.nvdisplay
  /d/12000000.iommu/masters/15210000.nvdisplay
  $ cat /d/12000000.iommu/masters/152?0000.nvdisplay/cbndx
  1
  1

Bug 1652064

Change-Id: Ie272d220271ef7d9501d39b7971557b7fe899ad0
Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/753069

8 years agonet:wireless bcmdhd: add 64bit PCIe bus support
Philip Rakity [Thu, 23 Apr 2015 10:27:26 +0000 (11:27 +0100)]
net:wireless bcmdhd: add 64bit PCIe bus support

Broadcom case 870863

fix DMA crash that occurs when more the 2GB of
system memory is available.

bug 200047139

Reviewed-on: http://git-master/r/750740
(cherry picked from commit 3a0bd36606ddfa3e3de84fbf038e998d9ae95f58)
Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Change-Id: I2ecf4241481479e1954b31766d47a8ff20f26498
Reviewed-on: http://git-master/r/752246
Reviewed-by: Philip Rakity <prakity@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
8 years agofirmware: tegra: fix usage of rx and tx frames
Sivaram Nair [Tue, 2 Jun 2015 22:22:01 +0000 (15:22 -0700)]
firmware: tegra: fix usage of rx and tx frames

Always use channel_area[].ib for rx frame and channel_area[].ob for
tx frame (irrespective of who the master is).

Change-Id: Ic191eea49f9dcaa1a522bad4ab89397777ad3eaa
Signed-off-by: Sivaram Nair <sivaramn@nvidia.com>
Reviewed-on: http://git-master/r/751564
Reviewed-by: Timo Alho <talho@nvidia.com>
Tested-by: Timo Alho <talho@nvidia.com>
8 years agotegra: dc: disable vrr in dc controller disable.
Marvin Zhang [Fri, 29 May 2015 23:44:44 +0000 (16:44 -0700)]
tegra: dc: disable vrr in dc controller disable.

Bug 1644102

Change-Id: I7c60328618658c8a22436724e235076aaa397ba3
Signed-off-by: Marvin Zhang <mzhang@nvidia.com>
Reviewed-on: http://git-master/r/748895
(cherry picked from commit 1dd2b6e747af2b49c406b0c31bf8d664d1fc4fe3)
Reviewed-on: http://git-master/r/752742
Reviewed-by: Mitch Luban <mluban@nvidia.com>
Tested-by: Mitch Luban <mluban@nvidia.com>
8 years agovideo: tegra: dc: wait db before disable vrr.
Marvin Zhang [Thu, 14 May 2015 20:23:38 +0000 (13:23 -0700)]
video: tegra: dc: wait db before disable vrr.

Bug 1576607
Bug 1646311

Change-Id: I121523cf906286de550841f52714bee8efa59be4
Signed-off-by: Marvin Zhang <mzhang@nvidia.com>
Reviewed-on: http://git-master/r/742945
(cherry picked from commit 54765699d2f09c3fee1c6caa51b4661b36ee71f9)
Reviewed-on: http://git-master/r/752739
Reviewed-by: Mitch Luban <mluban@nvidia.com>
Tested-by: Mitch Luban <mluban@nvidia.com>
8 years agovideo: tegra: dc: vrr naming update.
Marvin Zhang [Wed, 13 May 2015 18:59:52 +0000 (11:59 -0700)]
video: tegra: dc: vrr naming update.

Bug 1576607

Change-Id: I75fe67125eac83b5e7faec1374347ae05ecf71e9
Signed-off-by: Marvin Zhang <mzhang@nvidia.com>
Reviewed-on: http://git-master/r/742295
(cherry picked from commit f0dd7b10d420498af8c40514a94c2a3a4848c448)
Reviewed-on: http://git-master/r/752738
Reviewed-by: Mitch Luban <mluban@nvidia.com>
Tested-by: Mitch Luban <mluban@nvidia.com>