]> nv-tegra.nvidia Code Review - linux-3.10.git/blob - arch/x86/kernel/x86_init.c
x86: Add cpu capability flag X86_FEATURE_NONSTOP_TSC_S3
[linux-3.10.git] / arch / x86 / kernel / x86_init.c
1 /*
2  * Copyright (C) 2009 Thomas Gleixner <tglx@linutronix.de>
3  *
4  *  For licencing details see kernel-base/COPYING
5  */
6 #include <linux/init.h>
7 #include <linux/ioport.h>
8 #include <linux/module.h>
9 #include <linux/pci.h>
10
11 #include <asm/bios_ebda.h>
12 #include <asm/paravirt.h>
13 #include <asm/pci_x86.h>
14 #include <asm/pci.h>
15 #include <asm/mpspec.h>
16 #include <asm/setup.h>
17 #include <asm/apic.h>
18 #include <asm/e820.h>
19 #include <asm/time.h>
20 #include <asm/irq.h>
21 #include <asm/io_apic.h>
22 #include <asm/hpet.h>
23 #include <asm/pat.h>
24 #include <asm/tsc.h>
25 #include <asm/iommu.h>
26 #include <asm/mach_traps.h>
27
28 void __cpuinit x86_init_noop(void) { }
29 void __init x86_init_uint_noop(unsigned int unused) { }
30 int __init iommu_init_noop(void) { return 0; }
31 void iommu_shutdown_noop(void) { }
32
33 /*
34  * The platform setup functions are preset with the default functions
35  * for standard PC hardware.
36  */
37 struct x86_init_ops x86_init __initdata = {
38
39         .resources = {
40                 .probe_roms             = probe_roms,
41                 .reserve_resources      = reserve_standard_io_resources,
42                 .memory_setup           = default_machine_specific_memory_setup,
43         },
44
45         .mpparse = {
46                 .mpc_record             = x86_init_uint_noop,
47                 .setup_ioapic_ids       = x86_init_noop,
48                 .mpc_apic_id            = default_mpc_apic_id,
49                 .smp_read_mpc_oem       = default_smp_read_mpc_oem,
50                 .mpc_oem_bus_info       = default_mpc_oem_bus_info,
51                 .find_smp_config        = default_find_smp_config,
52                 .get_smp_config         = default_get_smp_config,
53         },
54
55         .irqs = {
56                 .pre_vector_init        = init_ISA_irqs,
57                 .intr_init              = native_init_IRQ,
58                 .trap_init              = x86_init_noop,
59         },
60
61         .oem = {
62                 .arch_setup             = x86_init_noop,
63                 .banner                 = default_banner,
64         },
65
66         .paging = {
67                 .pagetable_init         = native_pagetable_init,
68         },
69
70         .timers = {
71                 .setup_percpu_clockev   = setup_boot_APIC_clock,
72                 .tsc_pre_init           = x86_init_noop,
73                 .timer_init             = hpet_time_init,
74                 .wallclock_init         = x86_init_noop,
75         },
76
77         .iommu = {
78                 .iommu_init             = iommu_init_noop,
79         },
80
81         .pci = {
82                 .init                   = x86_default_pci_init,
83                 .init_irq               = x86_default_pci_init_irq,
84                 .fixup_irqs             = x86_default_pci_fixup_irqs,
85         },
86 };
87
88 struct x86_cpuinit_ops x86_cpuinit __cpuinitdata = {
89         .early_percpu_clock_init        = x86_init_noop,
90         .setup_percpu_clockev           = setup_secondary_APIC_clock,
91 };
92
93 static void default_nmi_init(void) { };
94 static int default_i8042_detect(void) { return 1; };
95
96 struct x86_platform_ops x86_platform = {
97         .calibrate_tsc                  = native_calibrate_tsc,
98         .get_wallclock                  = mach_get_cmos_time,
99         .set_wallclock                  = mach_set_rtc_mmss,
100         .iommu_shutdown                 = iommu_shutdown_noop,
101         .is_untracked_pat_range         = is_ISA_range,
102         .nmi_init                       = default_nmi_init,
103         .get_nmi_reason                 = default_get_nmi_reason,
104         .i8042_detect                   = default_i8042_detect,
105         .save_sched_clock_state         = tsc_save_sched_clock_state,
106         .restore_sched_clock_state      = tsc_restore_sched_clock_state,
107 };
108
109 EXPORT_SYMBOL_GPL(x86_platform);
110 struct x86_msi_ops x86_msi = {
111         .setup_msi_irqs         = native_setup_msi_irqs,
112         .compose_msi_msg        = native_compose_msi_msg,
113         .teardown_msi_irq       = native_teardown_msi_irq,
114         .teardown_msi_irqs      = default_teardown_msi_irqs,
115         .restore_msi_irqs       = default_restore_msi_irqs,
116         .setup_hpet_msi         = default_setup_hpet_msi,
117 };
118
119 struct x86_io_apic_ops x86_io_apic_ops = {
120         .init                   = native_io_apic_init_mappings,
121         .read                   = native_io_apic_read,
122         .write                  = native_io_apic_write,
123         .modify                 = native_io_apic_modify,
124         .disable                = native_disable_io_apic,
125         .print_entries          = native_io_apic_print_entries,
126         .set_affinity           = native_ioapic_set_affinity,
127         .setup_entry            = native_setup_ioapic_entry,
128         .eoi_ioapic_pin         = native_eoi_ioapic_pin,
129 };