ALSA: hda: Use LPIB for Toshiba A100-259
[linux-2.6.git] / sound / pci / hda / hda_intel.c
1 /*
2  *
3  *  hda_intel.c - Implementation of primary alsa driver code base
4  *                for Intel HD Audio.
5  *
6  *  Copyright(c) 2004 Intel Corporation. All rights reserved.
7  *
8  *  Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
9  *                     PeiSen Hou <pshou@realtek.com.tw>
10  *
11  *  This program is free software; you can redistribute it and/or modify it
12  *  under the terms of the GNU General Public License as published by the Free
13  *  Software Foundation; either version 2 of the License, or (at your option)
14  *  any later version.
15  *
16  *  This program is distributed in the hope that it will be useful, but WITHOUT
17  *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18  *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
19  *  more details.
20  *
21  *  You should have received a copy of the GNU General Public License along with
22  *  this program; if not, write to the Free Software Foundation, Inc., 59
23  *  Temple Place - Suite 330, Boston, MA  02111-1307, USA.
24  *
25  *  CONTACTS:
26  *
27  *  Matt Jared          matt.jared@intel.com
28  *  Andy Kopp           andy.kopp@intel.com
29  *  Dan Kogan           dan.d.kogan@intel.com
30  *
31  *  CHANGES:
32  *
33  *  2004.12.01  Major rewrite by tiwai, merged the work of pshou
34  * 
35  */
36
37 #include <asm/io.h>
38 #include <linux/delay.h>
39 #include <linux/interrupt.h>
40 #include <linux/kernel.h>
41 #include <linux/module.h>
42 #include <linux/dma-mapping.h>
43 #include <linux/moduleparam.h>
44 #include <linux/init.h>
45 #include <linux/slab.h>
46 #include <linux/pci.h>
47 #include <linux/mutex.h>
48 #include <linux/reboot.h>
49 #include <sound/core.h>
50 #include <sound/initval.h>
51 #include "hda_codec.h"
52
53
54 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
55 static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
56 static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
57 static char *model[SNDRV_CARDS];
58 static int position_fix[SNDRV_CARDS];
59 static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
60 static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
61 static int probe_only[SNDRV_CARDS];
62 static int single_cmd;
63 static int enable_msi = -1;
64 #ifdef CONFIG_SND_HDA_PATCH_LOADER
65 static char *patch[SNDRV_CARDS];
66 #endif
67 #ifdef CONFIG_SND_HDA_INPUT_BEEP
68 static int beep_mode[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] =
69                                         CONFIG_SND_HDA_INPUT_BEEP_MODE};
70 #endif
71
72 module_param_array(index, int, NULL, 0444);
73 MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
74 module_param_array(id, charp, NULL, 0444);
75 MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
76 module_param_array(enable, bool, NULL, 0444);
77 MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
78 module_param_array(model, charp, NULL, 0444);
79 MODULE_PARM_DESC(model, "Use the given board model.");
80 module_param_array(position_fix, int, NULL, 0444);
81 MODULE_PARM_DESC(position_fix, "Fix DMA pointer "
82                  "(0 = auto, 1 = none, 2 = POSBUF).");
83 module_param_array(bdl_pos_adj, int, NULL, 0644);
84 MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
85 module_param_array(probe_mask, int, NULL, 0444);
86 MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
87 module_param_array(probe_only, int, NULL, 0444);
88 MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
89 module_param(single_cmd, bool, 0444);
90 MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
91                  "(for debugging only).");
92 module_param(enable_msi, int, 0444);
93 MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
94 #ifdef CONFIG_SND_HDA_PATCH_LOADER
95 module_param_array(patch, charp, NULL, 0444);
96 MODULE_PARM_DESC(patch, "Patch file for Intel HD audio interface.");
97 #endif
98 #ifdef CONFIG_SND_HDA_INPUT_BEEP
99 module_param_array(beep_mode, int, NULL, 0444);
100 MODULE_PARM_DESC(beep_mode, "Select HDA Beep registration mode "
101                             "(0=off, 1=on, 2=mute switch on/off) (default=1).");
102 #endif
103
104 #ifdef CONFIG_SND_HDA_POWER_SAVE
105 static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
106 module_param(power_save, int, 0644);
107 MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
108                  "(in second, 0 = disable).");
109
110 /* reset the HD-audio controller in power save mode.
111  * this may give more power-saving, but will take longer time to
112  * wake up.
113  */
114 static int power_save_controller = 1;
115 module_param(power_save_controller, bool, 0644);
116 MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
117 #endif
118
119 MODULE_LICENSE("GPL");
120 MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
121                          "{Intel, ICH6M},"
122                          "{Intel, ICH7},"
123                          "{Intel, ESB2},"
124                          "{Intel, ICH8},"
125                          "{Intel, ICH9},"
126                          "{Intel, ICH10},"
127                          "{Intel, PCH},"
128                          "{Intel, CPT},"
129                          "{Intel, SCH},"
130                          "{ATI, SB450},"
131                          "{ATI, SB600},"
132                          "{ATI, RS600},"
133                          "{ATI, RS690},"
134                          "{ATI, RS780},"
135                          "{ATI, R600},"
136                          "{ATI, RV630},"
137                          "{ATI, RV610},"
138                          "{ATI, RV670},"
139                          "{ATI, RV635},"
140                          "{ATI, RV620},"
141                          "{ATI, RV770},"
142                          "{VIA, VT8251},"
143                          "{VIA, VT8237A},"
144                          "{SiS, SIS966},"
145                          "{ULI, M5461}}");
146 MODULE_DESCRIPTION("Intel HDA driver");
147
148 #ifdef CONFIG_SND_VERBOSE_PRINTK
149 #define SFX     /* nop */
150 #else
151 #define SFX     "hda-intel: "
152 #endif
153
154 /*
155  * registers
156  */
157 #define ICH6_REG_GCAP                   0x00
158 #define   ICH6_GCAP_64OK        (1 << 0)   /* 64bit address support */
159 #define   ICH6_GCAP_NSDO        (3 << 1)   /* # of serial data out signals */
160 #define   ICH6_GCAP_BSS         (31 << 3)  /* # of bidirectional streams */
161 #define   ICH6_GCAP_ISS         (15 << 8)  /* # of input streams */
162 #define   ICH6_GCAP_OSS         (15 << 12) /* # of output streams */
163 #define ICH6_REG_VMIN                   0x02
164 #define ICH6_REG_VMAJ                   0x03
165 #define ICH6_REG_OUTPAY                 0x04
166 #define ICH6_REG_INPAY                  0x06
167 #define ICH6_REG_GCTL                   0x08
168 #define   ICH6_GCTL_RESET       (1 << 0)   /* controller reset */
169 #define   ICH6_GCTL_FCNTRL      (1 << 1)   /* flush control */
170 #define   ICH6_GCTL_UNSOL       (1 << 8)   /* accept unsol. response enable */
171 #define ICH6_REG_WAKEEN                 0x0c
172 #define ICH6_REG_STATESTS               0x0e
173 #define ICH6_REG_GSTS                   0x10
174 #define   ICH6_GSTS_FSTS        (1 << 1)   /* flush status */
175 #define ICH6_REG_INTCTL                 0x20
176 #define ICH6_REG_INTSTS                 0x24
177 #define ICH6_REG_WALLCLK                0x30    /* 24Mhz source */
178 #define ICH6_REG_SYNC                   0x34    
179 #define ICH6_REG_CORBLBASE              0x40
180 #define ICH6_REG_CORBUBASE              0x44
181 #define ICH6_REG_CORBWP                 0x48
182 #define ICH6_REG_CORBRP                 0x4a
183 #define   ICH6_CORBRP_RST       (1 << 15)  /* read pointer reset */
184 #define ICH6_REG_CORBCTL                0x4c
185 #define   ICH6_CORBCTL_RUN      (1 << 1)   /* enable DMA */
186 #define   ICH6_CORBCTL_CMEIE    (1 << 0)   /* enable memory error irq */
187 #define ICH6_REG_CORBSTS                0x4d
188 #define   ICH6_CORBSTS_CMEI     (1 << 0)   /* memory error indication */
189 #define ICH6_REG_CORBSIZE               0x4e
190
191 #define ICH6_REG_RIRBLBASE              0x50
192 #define ICH6_REG_RIRBUBASE              0x54
193 #define ICH6_REG_RIRBWP                 0x58
194 #define   ICH6_RIRBWP_RST       (1 << 15)  /* write pointer reset */
195 #define ICH6_REG_RINTCNT                0x5a
196 #define ICH6_REG_RIRBCTL                0x5c
197 #define   ICH6_RBCTL_IRQ_EN     (1 << 0)   /* enable IRQ */
198 #define   ICH6_RBCTL_DMA_EN     (1 << 1)   /* enable DMA */
199 #define   ICH6_RBCTL_OVERRUN_EN (1 << 2)   /* enable overrun irq */
200 #define ICH6_REG_RIRBSTS                0x5d
201 #define   ICH6_RBSTS_IRQ        (1 << 0)   /* response irq */
202 #define   ICH6_RBSTS_OVERRUN    (1 << 2)   /* overrun irq */
203 #define ICH6_REG_RIRBSIZE               0x5e
204
205 #define ICH6_REG_IC                     0x60
206 #define ICH6_REG_IR                     0x64
207 #define ICH6_REG_IRS                    0x68
208 #define   ICH6_IRS_VALID        (1<<1)
209 #define   ICH6_IRS_BUSY         (1<<0)
210
211 #define ICH6_REG_DPLBASE                0x70
212 #define ICH6_REG_DPUBASE                0x74
213 #define   ICH6_DPLBASE_ENABLE   0x1     /* Enable position buffer */
214
215 /* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
216 enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };
217
218 /* stream register offsets from stream base */
219 #define ICH6_REG_SD_CTL                 0x00
220 #define ICH6_REG_SD_STS                 0x03
221 #define ICH6_REG_SD_LPIB                0x04
222 #define ICH6_REG_SD_CBL                 0x08
223 #define ICH6_REG_SD_LVI                 0x0c
224 #define ICH6_REG_SD_FIFOW               0x0e
225 #define ICH6_REG_SD_FIFOSIZE            0x10
226 #define ICH6_REG_SD_FORMAT              0x12
227 #define ICH6_REG_SD_BDLPL               0x18
228 #define ICH6_REG_SD_BDLPU               0x1c
229
230 /* PCI space */
231 #define ICH6_PCIREG_TCSEL       0x44
232
233 /*
234  * other constants
235  */
236
237 /* max number of SDs */
238 /* ICH, ATI and VIA have 4 playback and 4 capture */
239 #define ICH6_NUM_CAPTURE        4
240 #define ICH6_NUM_PLAYBACK       4
241
242 /* ULI has 6 playback and 5 capture */
243 #define ULI_NUM_CAPTURE         5
244 #define ULI_NUM_PLAYBACK        6
245
246 /* ATI HDMI has 1 playback and 0 capture */
247 #define ATIHDMI_NUM_CAPTURE     0
248 #define ATIHDMI_NUM_PLAYBACK    1
249
250 /* TERA has 4 playback and 3 capture */
251 #define TERA_NUM_CAPTURE        3
252 #define TERA_NUM_PLAYBACK       4
253
254 /* this number is statically defined for simplicity */
255 #define MAX_AZX_DEV             16
256
257 /* max number of fragments - we may use more if allocating more pages for BDL */
258 #define BDL_SIZE                4096
259 #define AZX_MAX_BDL_ENTRIES     (BDL_SIZE / 16)
260 #define AZX_MAX_FRAG            32
261 /* max buffer size - no h/w limit, you can increase as you like */
262 #define AZX_MAX_BUF_SIZE        (1024*1024*1024)
263
264 /* RIRB int mask: overrun[2], response[0] */
265 #define RIRB_INT_RESPONSE       0x01
266 #define RIRB_INT_OVERRUN        0x04
267 #define RIRB_INT_MASK           0x05
268
269 /* STATESTS int mask: S3,SD2,SD1,SD0 */
270 #define AZX_MAX_CODECS          8
271 #define AZX_DEFAULT_CODECS      4
272 #define STATESTS_INT_MASK       ((1 << AZX_MAX_CODECS) - 1)
273
274 /* SD_CTL bits */
275 #define SD_CTL_STREAM_RESET     0x01    /* stream reset bit */
276 #define SD_CTL_DMA_START        0x02    /* stream DMA start bit */
277 #define SD_CTL_STRIPE           (3 << 16)       /* stripe control */
278 #define SD_CTL_TRAFFIC_PRIO     (1 << 18)       /* traffic priority */
279 #define SD_CTL_DIR              (1 << 19)       /* bi-directional stream */
280 #define SD_CTL_STREAM_TAG_MASK  (0xf << 20)
281 #define SD_CTL_STREAM_TAG_SHIFT 20
282
283 /* SD_CTL and SD_STS */
284 #define SD_INT_DESC_ERR         0x10    /* descriptor error interrupt */
285 #define SD_INT_FIFO_ERR         0x08    /* FIFO error interrupt */
286 #define SD_INT_COMPLETE         0x04    /* completion interrupt */
287 #define SD_INT_MASK             (SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\
288                                  SD_INT_COMPLETE)
289
290 /* SD_STS */
291 #define SD_STS_FIFO_READY       0x20    /* FIFO ready */
292
293 /* INTCTL and INTSTS */
294 #define ICH6_INT_ALL_STREAM     0xff       /* all stream interrupts */
295 #define ICH6_INT_CTRL_EN        0x40000000 /* controller interrupt enable bit */
296 #define ICH6_INT_GLOBAL_EN      0x80000000 /* global interrupt enable bit */
297
298 /* below are so far hardcoded - should read registers in future */
299 #define ICH6_MAX_CORB_ENTRIES   256
300 #define ICH6_MAX_RIRB_ENTRIES   256
301
302 /* position fix mode */
303 enum {
304         POS_FIX_AUTO,
305         POS_FIX_LPIB,
306         POS_FIX_POSBUF,
307 };
308
309 /* Defines for ATI HD Audio support in SB450 south bridge */
310 #define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR   0x42
311 #define ATI_SB450_HDAUDIO_ENABLE_SNOOP      0x02
312
313 /* Defines for Nvidia HDA support */
314 #define NVIDIA_HDA_TRANSREG_ADDR      0x4e
315 #define NVIDIA_HDA_ENABLE_COHBITS     0x0f
316 #define NVIDIA_HDA_ISTRM_COH          0x4d
317 #define NVIDIA_HDA_OSTRM_COH          0x4c
318 #define NVIDIA_HDA_ENABLE_COHBIT      0x01
319
320 /* Defines for Intel SCH HDA snoop control */
321 #define INTEL_SCH_HDA_DEVC      0x78
322 #define INTEL_SCH_HDA_DEVC_NOSNOOP       (0x1<<11)
323
324 /* Define IN stream 0 FIFO size offset in VIA controller */
325 #define VIA_IN_STREAM0_FIFO_SIZE_OFFSET 0x90
326 /* Define VIA HD Audio Device ID*/
327 #define VIA_HDAC_DEVICE_ID              0x3288
328
329 /* HD Audio class code */
330 #define PCI_CLASS_MULTIMEDIA_HD_AUDIO   0x0403
331
332 /*
333  */
334
335 struct azx_dev {
336         struct snd_dma_buffer bdl; /* BDL buffer */
337         u32 *posbuf;            /* position buffer pointer */
338
339         unsigned int bufsize;   /* size of the play buffer in bytes */
340         unsigned int period_bytes; /* size of the period in bytes */
341         unsigned int frags;     /* number for period in the play buffer */
342         unsigned int fifo_size; /* FIFO size */
343         unsigned long start_wallclk;    /* start + minimum wallclk */
344         unsigned long period_wallclk;   /* wallclk for period */
345
346         void __iomem *sd_addr;  /* stream descriptor pointer */
347
348         u32 sd_int_sta_mask;    /* stream int status mask */
349
350         /* pcm support */
351         struct snd_pcm_substream *substream;    /* assigned substream,
352                                                  * set in PCM open
353                                                  */
354         unsigned int format_val;        /* format value to be set in the
355                                          * controller and the codec
356                                          */
357         unsigned char stream_tag;       /* assigned stream */
358         unsigned char index;            /* stream index */
359         int device;                     /* last device number assigned to */
360
361         unsigned int opened :1;
362         unsigned int running :1;
363         unsigned int irq_pending :1;
364         /*
365          * For VIA:
366          *  A flag to ensure DMA position is 0
367          *  when link position is not greater than FIFO size
368          */
369         unsigned int insufficient :1;
370 };
371
372 /* CORB/RIRB */
373 struct azx_rb {
374         u32 *buf;               /* CORB/RIRB buffer
375                                  * Each CORB entry is 4byte, RIRB is 8byte
376                                  */
377         dma_addr_t addr;        /* physical address of CORB/RIRB buffer */
378         /* for RIRB */
379         unsigned short rp, wp;  /* read/write pointers */
380         int cmds[AZX_MAX_CODECS];       /* number of pending requests */
381         u32 res[AZX_MAX_CODECS];        /* last read value */
382 };
383
384 struct azx {
385         struct snd_card *card;
386         struct pci_dev *pci;
387         int dev_index;
388
389         /* chip type specific */
390         int driver_type;
391         int playback_streams;
392         int playback_index_offset;
393         int capture_streams;
394         int capture_index_offset;
395         int num_streams;
396
397         /* pci resources */
398         unsigned long addr;
399         void __iomem *remap_addr;
400         int irq;
401
402         /* locks */
403         spinlock_t reg_lock;
404         struct mutex open_mutex;
405
406         /* streams (x num_streams) */
407         struct azx_dev *azx_dev;
408
409         /* PCM */
410         struct snd_pcm *pcm[HDA_MAX_PCMS];
411
412         /* HD codec */
413         unsigned short codec_mask;
414         int  codec_probe_mask; /* copied from probe_mask option */
415         struct hda_bus *bus;
416         unsigned int beep_mode;
417
418         /* CORB/RIRB */
419         struct azx_rb corb;
420         struct azx_rb rirb;
421
422         /* CORB/RIRB and position buffers */
423         struct snd_dma_buffer rb;
424         struct snd_dma_buffer posbuf;
425
426         /* flags */
427         int position_fix[2]; /* for both playback/capture streams */
428         int poll_count;
429         unsigned int running :1;
430         unsigned int initialized :1;
431         unsigned int single_cmd :1;
432         unsigned int polling_mode :1;
433         unsigned int msi :1;
434         unsigned int irq_pending_warned :1;
435         unsigned int via_dmapos_patch :1; /* enable DMA-position fix for VIA */
436         unsigned int probing :1; /* codec probing phase */
437
438         /* for debugging */
439         unsigned int last_cmd[AZX_MAX_CODECS];
440
441         /* for pending irqs */
442         struct work_struct irq_pending_work;
443
444         /* reboot notifier (for mysterious hangup problem at power-down) */
445         struct notifier_block reboot_notifier;
446 };
447
448 /* driver types */
449 enum {
450         AZX_DRIVER_ICH,
451         AZX_DRIVER_PCH,
452         AZX_DRIVER_SCH,
453         AZX_DRIVER_ATI,
454         AZX_DRIVER_ATIHDMI,
455         AZX_DRIVER_VIA,
456         AZX_DRIVER_SIS,
457         AZX_DRIVER_ULI,
458         AZX_DRIVER_NVIDIA,
459         AZX_DRIVER_TERA,
460         AZX_DRIVER_GENERIC,
461         AZX_NUM_DRIVERS, /* keep this as last entry */
462 };
463
464 static char *driver_short_names[] __devinitdata = {
465         [AZX_DRIVER_ICH] = "HDA Intel",
466         [AZX_DRIVER_PCH] = "HDA Intel PCH",
467         [AZX_DRIVER_SCH] = "HDA Intel MID",
468         [AZX_DRIVER_ATI] = "HDA ATI SB",
469         [AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
470         [AZX_DRIVER_VIA] = "HDA VIA VT82xx",
471         [AZX_DRIVER_SIS] = "HDA SIS966",
472         [AZX_DRIVER_ULI] = "HDA ULI M5461",
473         [AZX_DRIVER_NVIDIA] = "HDA NVidia",
474         [AZX_DRIVER_TERA] = "HDA Teradici", 
475         [AZX_DRIVER_GENERIC] = "HD-Audio Generic",
476 };
477
478 /*
479  * macros for easy use
480  */
481 #define azx_writel(chip,reg,value) \
482         writel(value, (chip)->remap_addr + ICH6_REG_##reg)
483 #define azx_readl(chip,reg) \
484         readl((chip)->remap_addr + ICH6_REG_##reg)
485 #define azx_writew(chip,reg,value) \
486         writew(value, (chip)->remap_addr + ICH6_REG_##reg)
487 #define azx_readw(chip,reg) \
488         readw((chip)->remap_addr + ICH6_REG_##reg)
489 #define azx_writeb(chip,reg,value) \
490         writeb(value, (chip)->remap_addr + ICH6_REG_##reg)
491 #define azx_readb(chip,reg) \
492         readb((chip)->remap_addr + ICH6_REG_##reg)
493
494 #define azx_sd_writel(dev,reg,value) \
495         writel(value, (dev)->sd_addr + ICH6_REG_##reg)
496 #define azx_sd_readl(dev,reg) \
497         readl((dev)->sd_addr + ICH6_REG_##reg)
498 #define azx_sd_writew(dev,reg,value) \
499         writew(value, (dev)->sd_addr + ICH6_REG_##reg)
500 #define azx_sd_readw(dev,reg) \
501         readw((dev)->sd_addr + ICH6_REG_##reg)
502 #define azx_sd_writeb(dev,reg,value) \
503         writeb(value, (dev)->sd_addr + ICH6_REG_##reg)
504 #define azx_sd_readb(dev,reg) \
505         readb((dev)->sd_addr + ICH6_REG_##reg)
506
507 /* for pcm support */
508 #define get_azx_dev(substream) (substream->runtime->private_data)
509
510 static int azx_acquire_irq(struct azx *chip, int do_disconnect);
511 static int azx_send_cmd(struct hda_bus *bus, unsigned int val);
512 /*
513  * Interface for HD codec
514  */
515
516 /*
517  * CORB / RIRB interface
518  */
519 static int azx_alloc_cmd_io(struct azx *chip)
520 {
521         int err;
522
523         /* single page (at least 4096 bytes) must suffice for both ringbuffes */
524         err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
525                                   snd_dma_pci_data(chip->pci),
526                                   PAGE_SIZE, &chip->rb);
527         if (err < 0) {
528                 snd_printk(KERN_ERR SFX "cannot allocate CORB/RIRB\n");
529                 return err;
530         }
531         return 0;
532 }
533
534 static void azx_init_cmd_io(struct azx *chip)
535 {
536         spin_lock_irq(&chip->reg_lock);
537         /* CORB set up */
538         chip->corb.addr = chip->rb.addr;
539         chip->corb.buf = (u32 *)chip->rb.area;
540         azx_writel(chip, CORBLBASE, (u32)chip->corb.addr);
541         azx_writel(chip, CORBUBASE, upper_32_bits(chip->corb.addr));
542
543         /* set the corb size to 256 entries (ULI requires explicitly) */
544         azx_writeb(chip, CORBSIZE, 0x02);
545         /* set the corb write pointer to 0 */
546         azx_writew(chip, CORBWP, 0);
547         /* reset the corb hw read pointer */
548         azx_writew(chip, CORBRP, ICH6_CORBRP_RST);
549         /* enable corb dma */
550         azx_writeb(chip, CORBCTL, ICH6_CORBCTL_RUN);
551
552         /* RIRB set up */
553         chip->rirb.addr = chip->rb.addr + 2048;
554         chip->rirb.buf = (u32 *)(chip->rb.area + 2048);
555         chip->rirb.wp = chip->rirb.rp = 0;
556         memset(chip->rirb.cmds, 0, sizeof(chip->rirb.cmds));
557         azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr);
558         azx_writel(chip, RIRBUBASE, upper_32_bits(chip->rirb.addr));
559
560         /* set the rirb size to 256 entries (ULI requires explicitly) */
561         azx_writeb(chip, RIRBSIZE, 0x02);
562         /* reset the rirb hw write pointer */
563         azx_writew(chip, RIRBWP, ICH6_RIRBWP_RST);
564         /* set N=1, get RIRB response interrupt for new entry */
565         azx_writew(chip, RINTCNT, 1);
566         /* enable rirb dma and response irq */
567         azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN);
568         spin_unlock_irq(&chip->reg_lock);
569 }
570
571 static void azx_free_cmd_io(struct azx *chip)
572 {
573         spin_lock_irq(&chip->reg_lock);
574         /* disable ringbuffer DMAs */
575         azx_writeb(chip, RIRBCTL, 0);
576         azx_writeb(chip, CORBCTL, 0);
577         spin_unlock_irq(&chip->reg_lock);
578 }
579
580 static unsigned int azx_command_addr(u32 cmd)
581 {
582         unsigned int addr = cmd >> 28;
583
584         if (addr >= AZX_MAX_CODECS) {
585                 snd_BUG();
586                 addr = 0;
587         }
588
589         return addr;
590 }
591
592 static unsigned int azx_response_addr(u32 res)
593 {
594         unsigned int addr = res & 0xf;
595
596         if (addr >= AZX_MAX_CODECS) {
597                 snd_BUG();
598                 addr = 0;
599         }
600
601         return addr;
602 }
603
604 /* send a command */
605 static int azx_corb_send_cmd(struct hda_bus *bus, u32 val)
606 {
607         struct azx *chip = bus->private_data;
608         unsigned int addr = azx_command_addr(val);
609         unsigned int wp;
610
611         spin_lock_irq(&chip->reg_lock);
612
613         /* add command to corb */
614         wp = azx_readb(chip, CORBWP);
615         wp++;
616         wp %= ICH6_MAX_CORB_ENTRIES;
617
618         chip->rirb.cmds[addr]++;
619         chip->corb.buf[wp] = cpu_to_le32(val);
620         azx_writel(chip, CORBWP, wp);
621
622         spin_unlock_irq(&chip->reg_lock);
623
624         return 0;
625 }
626
627 #define ICH6_RIRB_EX_UNSOL_EV   (1<<4)
628
629 /* retrieve RIRB entry - called from interrupt handler */
630 static void azx_update_rirb(struct azx *chip)
631 {
632         unsigned int rp, wp;
633         unsigned int addr;
634         u32 res, res_ex;
635
636         wp = azx_readb(chip, RIRBWP);
637         if (wp == chip->rirb.wp)
638                 return;
639         chip->rirb.wp = wp;
640
641         while (chip->rirb.rp != wp) {
642                 chip->rirb.rp++;
643                 chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES;
644
645                 rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */
646                 res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]);
647                 res = le32_to_cpu(chip->rirb.buf[rp]);
648                 addr = azx_response_addr(res_ex);
649                 if (res_ex & ICH6_RIRB_EX_UNSOL_EV)
650                         snd_hda_queue_unsol_event(chip->bus, res, res_ex);
651                 else if (chip->rirb.cmds[addr]) {
652                         chip->rirb.res[addr] = res;
653                         smp_wmb();
654                         chip->rirb.cmds[addr]--;
655                 } else
656                         snd_printk(KERN_ERR SFX "spurious response %#x:%#x, "
657                                    "last cmd=%#08x\n",
658                                    res, res_ex,
659                                    chip->last_cmd[addr]);
660         }
661 }
662
663 /* receive a response */
664 static unsigned int azx_rirb_get_response(struct hda_bus *bus,
665                                           unsigned int addr)
666 {
667         struct azx *chip = bus->private_data;
668         unsigned long timeout;
669         int do_poll = 0;
670
671  again:
672         timeout = jiffies + msecs_to_jiffies(1000);
673         for (;;) {
674                 if (chip->polling_mode || do_poll) {
675                         spin_lock_irq(&chip->reg_lock);
676                         azx_update_rirb(chip);
677                         spin_unlock_irq(&chip->reg_lock);
678                 }
679                 if (!chip->rirb.cmds[addr]) {
680                         smp_rmb();
681                         bus->rirb_error = 0;
682
683                         if (!do_poll)
684                                 chip->poll_count = 0;
685                         return chip->rirb.res[addr]; /* the last value */
686                 }
687                 if (time_after(jiffies, timeout))
688                         break;
689                 if (bus->needs_damn_long_delay)
690                         msleep(2); /* temporary workaround */
691                 else {
692                         udelay(10);
693                         cond_resched();
694                 }
695         }
696
697         if (!chip->polling_mode && chip->poll_count < 2) {
698                 snd_printdd(SFX "azx_get_response timeout, "
699                            "polling the codec once: last cmd=0x%08x\n",
700                            chip->last_cmd[addr]);
701                 do_poll = 1;
702                 chip->poll_count++;
703                 goto again;
704         }
705
706
707         if (!chip->polling_mode) {
708                 snd_printk(KERN_WARNING SFX "azx_get_response timeout, "
709                            "switching to polling mode: last cmd=0x%08x\n",
710                            chip->last_cmd[addr]);
711                 chip->polling_mode = 1;
712                 goto again;
713         }
714
715         if (chip->msi) {
716                 snd_printk(KERN_WARNING SFX "No response from codec, "
717                            "disabling MSI: last cmd=0x%08x\n",
718                            chip->last_cmd[addr]);
719                 free_irq(chip->irq, chip);
720                 chip->irq = -1;
721                 pci_disable_msi(chip->pci);
722                 chip->msi = 0;
723                 if (azx_acquire_irq(chip, 1) < 0) {
724                         bus->rirb_error = 1;
725                         return -1;
726                 }
727                 goto again;
728         }
729
730         if (chip->probing) {
731                 /* If this critical timeout happens during the codec probing
732                  * phase, this is likely an access to a non-existing codec
733                  * slot.  Better to return an error and reset the system.
734                  */
735                 return -1;
736         }
737
738         /* a fatal communication error; need either to reset or to fallback
739          * to the single_cmd mode
740          */
741         bus->rirb_error = 1;
742         if (bus->allow_bus_reset && !bus->response_reset && !bus->in_reset) {
743                 bus->response_reset = 1;
744                 return -1; /* give a chance to retry */
745         }
746
747         snd_printk(KERN_ERR "hda_intel: azx_get_response timeout, "
748                    "switching to single_cmd mode: last cmd=0x%08x\n",
749                    chip->last_cmd[addr]);
750         chip->single_cmd = 1;
751         bus->response_reset = 0;
752         /* release CORB/RIRB */
753         azx_free_cmd_io(chip);
754         /* disable unsolicited responses */
755         azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_UNSOL);
756         return -1;
757 }
758
759 /*
760  * Use the single immediate command instead of CORB/RIRB for simplicity
761  *
762  * Note: according to Intel, this is not preferred use.  The command was
763  *       intended for the BIOS only, and may get confused with unsolicited
764  *       responses.  So, we shouldn't use it for normal operation from the
765  *       driver.
766  *       I left the codes, however, for debugging/testing purposes.
767  */
768
769 /* receive a response */
770 static int azx_single_wait_for_response(struct azx *chip, unsigned int addr)
771 {
772         int timeout = 50;
773
774         while (timeout--) {
775                 /* check IRV busy bit */
776                 if (azx_readw(chip, IRS) & ICH6_IRS_VALID) {
777                         /* reuse rirb.res as the response return value */
778                         chip->rirb.res[addr] = azx_readl(chip, IR);
779                         return 0;
780                 }
781                 udelay(1);
782         }
783         if (printk_ratelimit())
784                 snd_printd(SFX "get_response timeout: IRS=0x%x\n",
785                            azx_readw(chip, IRS));
786         chip->rirb.res[addr] = -1;
787         return -EIO;
788 }
789
790 /* send a command */
791 static int azx_single_send_cmd(struct hda_bus *bus, u32 val)
792 {
793         struct azx *chip = bus->private_data;
794         unsigned int addr = azx_command_addr(val);
795         int timeout = 50;
796
797         bus->rirb_error = 0;
798         while (timeout--) {
799                 /* check ICB busy bit */
800                 if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) {
801                         /* Clear IRV valid bit */
802                         azx_writew(chip, IRS, azx_readw(chip, IRS) |
803                                    ICH6_IRS_VALID);
804                         azx_writel(chip, IC, val);
805                         azx_writew(chip, IRS, azx_readw(chip, IRS) |
806                                    ICH6_IRS_BUSY);
807                         return azx_single_wait_for_response(chip, addr);
808                 }
809                 udelay(1);
810         }
811         if (printk_ratelimit())
812                 snd_printd(SFX "send_cmd timeout: IRS=0x%x, val=0x%x\n",
813                            azx_readw(chip, IRS), val);
814         return -EIO;
815 }
816
817 /* receive a response */
818 static unsigned int azx_single_get_response(struct hda_bus *bus,
819                                             unsigned int addr)
820 {
821         struct azx *chip = bus->private_data;
822         return chip->rirb.res[addr];
823 }
824
825 /*
826  * The below are the main callbacks from hda_codec.
827  *
828  * They are just the skeleton to call sub-callbacks according to the
829  * current setting of chip->single_cmd.
830  */
831
832 /* send a command */
833 static int azx_send_cmd(struct hda_bus *bus, unsigned int val)
834 {
835         struct azx *chip = bus->private_data;
836
837         chip->last_cmd[azx_command_addr(val)] = val;
838         if (chip->single_cmd)
839                 return azx_single_send_cmd(bus, val);
840         else
841                 return azx_corb_send_cmd(bus, val);
842 }
843
844 /* get a response */
845 static unsigned int azx_get_response(struct hda_bus *bus,
846                                      unsigned int addr)
847 {
848         struct azx *chip = bus->private_data;
849         if (chip->single_cmd)
850                 return azx_single_get_response(bus, addr);
851         else
852                 return azx_rirb_get_response(bus, addr);
853 }
854
855 #ifdef CONFIG_SND_HDA_POWER_SAVE
856 static void azx_power_notify(struct hda_bus *bus);
857 #endif
858
859 /* reset codec link */
860 static int azx_reset(struct azx *chip, int full_reset)
861 {
862         int count;
863
864         if (!full_reset)
865                 goto __skip;
866
867         /* clear STATESTS */
868         azx_writeb(chip, STATESTS, STATESTS_INT_MASK);
869
870         /* reset controller */
871         azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET);
872
873         count = 50;
874         while (azx_readb(chip, GCTL) && --count)
875                 msleep(1);
876
877         /* delay for >= 100us for codec PLL to settle per spec
878          * Rev 0.9 section 5.5.1
879          */
880         msleep(1);
881
882         /* Bring controller out of reset */
883         azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET);
884
885         count = 50;
886         while (!azx_readb(chip, GCTL) && --count)
887                 msleep(1);
888
889         /* Brent Chartrand said to wait >= 540us for codecs to initialize */
890         msleep(1);
891
892       __skip:
893         /* check to see if controller is ready */
894         if (!azx_readb(chip, GCTL)) {
895                 snd_printd(SFX "azx_reset: controller not ready!\n");
896                 return -EBUSY;
897         }
898
899         /* Accept unsolicited responses */
900         if (!chip->single_cmd)
901                 azx_writel(chip, GCTL, azx_readl(chip, GCTL) |
902                            ICH6_GCTL_UNSOL);
903
904         /* detect codecs */
905         if (!chip->codec_mask) {
906                 chip->codec_mask = azx_readw(chip, STATESTS);
907                 snd_printdd(SFX "codec_mask = 0x%x\n", chip->codec_mask);
908         }
909
910         return 0;
911 }
912
913
914 /*
915  * Lowlevel interface
916  */  
917
918 /* enable interrupts */
919 static void azx_int_enable(struct azx *chip)
920 {
921         /* enable controller CIE and GIE */
922         azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) |
923                    ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN);
924 }
925
926 /* disable interrupts */
927 static void azx_int_disable(struct azx *chip)
928 {
929         int i;
930
931         /* disable interrupts in stream descriptor */
932         for (i = 0; i < chip->num_streams; i++) {
933                 struct azx_dev *azx_dev = &chip->azx_dev[i];
934                 azx_sd_writeb(azx_dev, SD_CTL,
935                               azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK);
936         }
937
938         /* disable SIE for all streams */
939         azx_writeb(chip, INTCTL, 0);
940
941         /* disable controller CIE and GIE */
942         azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) &
943                    ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN));
944 }
945
946 /* clear interrupts */
947 static void azx_int_clear(struct azx *chip)
948 {
949         int i;
950
951         /* clear stream status */
952         for (i = 0; i < chip->num_streams; i++) {
953                 struct azx_dev *azx_dev = &chip->azx_dev[i];
954                 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
955         }
956
957         /* clear STATESTS */
958         azx_writeb(chip, STATESTS, STATESTS_INT_MASK);
959
960         /* clear rirb status */
961         azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
962
963         /* clear int status */
964         azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM);
965 }
966
967 /* start a stream */
968 static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
969 {
970         /*
971          * Before stream start, initialize parameter
972          */
973         azx_dev->insufficient = 1;
974
975         /* enable SIE */
976         azx_writel(chip, INTCTL,
977                    azx_readl(chip, INTCTL) | (1 << azx_dev->index));
978         /* set DMA start and interrupt mask */
979         azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
980                       SD_CTL_DMA_START | SD_INT_MASK);
981 }
982
983 /* stop DMA */
984 static void azx_stream_clear(struct azx *chip, struct azx_dev *azx_dev)
985 {
986         azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
987                       ~(SD_CTL_DMA_START | SD_INT_MASK));
988         azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */
989 }
990
991 /* stop a stream */
992 static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
993 {
994         azx_stream_clear(chip, azx_dev);
995         /* disable SIE */
996         azx_writel(chip, INTCTL,
997                    azx_readl(chip, INTCTL) & ~(1 << azx_dev->index));
998 }
999
1000
1001 /*
1002  * reset and start the controller registers
1003  */
1004 static void azx_init_chip(struct azx *chip, int full_reset)
1005 {
1006         if (chip->initialized)
1007                 return;
1008
1009         /* reset controller */
1010         azx_reset(chip, full_reset);
1011
1012         /* initialize interrupts */
1013         azx_int_clear(chip);
1014         azx_int_enable(chip);
1015
1016         /* initialize the codec command I/O */
1017         if (!chip->single_cmd)
1018                 azx_init_cmd_io(chip);
1019
1020         /* program the position buffer */
1021         azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr);
1022         azx_writel(chip, DPUBASE, upper_32_bits(chip->posbuf.addr));
1023
1024         chip->initialized = 1;
1025 }
1026
1027 /*
1028  * initialize the PCI registers
1029  */
1030 /* update bits in a PCI register byte */
1031 static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
1032                             unsigned char mask, unsigned char val)
1033 {
1034         unsigned char data;
1035
1036         pci_read_config_byte(pci, reg, &data);
1037         data &= ~mask;
1038         data |= (val & mask);
1039         pci_write_config_byte(pci, reg, data);
1040 }
1041
1042 static void azx_init_pci(struct azx *chip)
1043 {
1044         unsigned short snoop;
1045
1046         /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
1047          * TCSEL == Traffic Class Select Register, which sets PCI express QOS
1048          * Ensuring these bits are 0 clears playback static on some HD Audio
1049          * codecs
1050          */
1051         update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0);
1052
1053         switch (chip->driver_type) {
1054         case AZX_DRIVER_ATI:
1055                 /* For ATI SB450 azalia HD audio, we need to enable snoop */
1056                 update_pci_byte(chip->pci,
1057                                 ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 
1058                                 0x07, ATI_SB450_HDAUDIO_ENABLE_SNOOP);
1059                 break;
1060         case AZX_DRIVER_NVIDIA:
1061                 /* For NVIDIA HDA, enable snoop */
1062                 update_pci_byte(chip->pci,
1063                                 NVIDIA_HDA_TRANSREG_ADDR,
1064                                 0x0f, NVIDIA_HDA_ENABLE_COHBITS);
1065                 update_pci_byte(chip->pci,
1066                                 NVIDIA_HDA_ISTRM_COH,
1067                                 0x01, NVIDIA_HDA_ENABLE_COHBIT);
1068                 update_pci_byte(chip->pci,
1069                                 NVIDIA_HDA_OSTRM_COH,
1070                                 0x01, NVIDIA_HDA_ENABLE_COHBIT);
1071                 break;
1072         case AZX_DRIVER_SCH:
1073         case AZX_DRIVER_PCH:
1074                 pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
1075                 if (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) {
1076                         pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC,
1077                                 snoop & (~INTEL_SCH_HDA_DEVC_NOSNOOP));
1078                         pci_read_config_word(chip->pci,
1079                                 INTEL_SCH_HDA_DEVC, &snoop);
1080                         snd_printdd(SFX "HDA snoop disabled, enabling ... %s\n",
1081                                 (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)
1082                                 ? "Failed" : "OK");
1083                 }
1084                 break;
1085
1086         }
1087 }
1088
1089
1090 static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);
1091
1092 /*
1093  * interrupt handler
1094  */
1095 static irqreturn_t azx_interrupt(int irq, void *dev_id)
1096 {
1097         struct azx *chip = dev_id;
1098         struct azx_dev *azx_dev;
1099         u32 status;
1100         int i, ok;
1101
1102         spin_lock(&chip->reg_lock);
1103
1104         status = azx_readl(chip, INTSTS);
1105         if (status == 0) {
1106                 spin_unlock(&chip->reg_lock);
1107                 return IRQ_NONE;
1108         }
1109         
1110         for (i = 0; i < chip->num_streams; i++) {
1111                 azx_dev = &chip->azx_dev[i];
1112                 if (status & azx_dev->sd_int_sta_mask) {
1113                         azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
1114                         if (!azx_dev->substream || !azx_dev->running)
1115                                 continue;
1116                         /* check whether this IRQ is really acceptable */
1117                         ok = azx_position_ok(chip, azx_dev);
1118                         if (ok == 1) {
1119                                 azx_dev->irq_pending = 0;
1120                                 spin_unlock(&chip->reg_lock);
1121                                 snd_pcm_period_elapsed(azx_dev->substream);
1122                                 spin_lock(&chip->reg_lock);
1123                         } else if (ok == 0 && chip->bus && chip->bus->workq) {
1124                                 /* bogus IRQ, process it later */
1125                                 azx_dev->irq_pending = 1;
1126                                 queue_work(chip->bus->workq,
1127                                            &chip->irq_pending_work);
1128                         }
1129                 }
1130         }
1131
1132         /* clear rirb int */
1133         status = azx_readb(chip, RIRBSTS);
1134         if (status & RIRB_INT_MASK) {
1135                 if (status & RIRB_INT_RESPONSE)
1136                         azx_update_rirb(chip);
1137                 azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
1138         }
1139
1140 #if 0
1141         /* clear state status int */
1142         if (azx_readb(chip, STATESTS) & 0x04)
1143                 azx_writeb(chip, STATESTS, 0x04);
1144 #endif
1145         spin_unlock(&chip->reg_lock);
1146         
1147         return IRQ_HANDLED;
1148 }
1149
1150
1151 /*
1152  * set up a BDL entry
1153  */
1154 static int setup_bdle(struct snd_pcm_substream *substream,
1155                       struct azx_dev *azx_dev, u32 **bdlp,
1156                       int ofs, int size, int with_ioc)
1157 {
1158         u32 *bdl = *bdlp;
1159
1160         while (size > 0) {
1161                 dma_addr_t addr;
1162                 int chunk;
1163
1164                 if (azx_dev->frags >= AZX_MAX_BDL_ENTRIES)
1165                         return -EINVAL;
1166
1167                 addr = snd_pcm_sgbuf_get_addr(substream, ofs);
1168                 /* program the address field of the BDL entry */
1169                 bdl[0] = cpu_to_le32((u32)addr);
1170                 bdl[1] = cpu_to_le32(upper_32_bits(addr));
1171                 /* program the size field of the BDL entry */
1172                 chunk = snd_pcm_sgbuf_get_chunk_size(substream, ofs, size);
1173                 bdl[2] = cpu_to_le32(chunk);
1174                 /* program the IOC to enable interrupt
1175                  * only when the whole fragment is processed
1176                  */
1177                 size -= chunk;
1178                 bdl[3] = (size || !with_ioc) ? 0 : cpu_to_le32(0x01);
1179                 bdl += 4;
1180                 azx_dev->frags++;
1181                 ofs += chunk;
1182         }
1183         *bdlp = bdl;
1184         return ofs;
1185 }
1186
1187 /*
1188  * set up BDL entries
1189  */
1190 static int azx_setup_periods(struct azx *chip,
1191                              struct snd_pcm_substream *substream,
1192                              struct azx_dev *azx_dev)
1193 {
1194         u32 *bdl;
1195         int i, ofs, periods, period_bytes;
1196         int pos_adj;
1197
1198         /* reset BDL address */
1199         azx_sd_writel(azx_dev, SD_BDLPL, 0);
1200         azx_sd_writel(azx_dev, SD_BDLPU, 0);
1201
1202         period_bytes = azx_dev->period_bytes;
1203         periods = azx_dev->bufsize / period_bytes;
1204
1205         /* program the initial BDL entries */
1206         bdl = (u32 *)azx_dev->bdl.area;
1207         ofs = 0;
1208         azx_dev->frags = 0;
1209         pos_adj = bdl_pos_adj[chip->dev_index];
1210         if (pos_adj > 0) {
1211                 struct snd_pcm_runtime *runtime = substream->runtime;
1212                 int pos_align = pos_adj;
1213                 pos_adj = (pos_adj * runtime->rate + 47999) / 48000;
1214                 if (!pos_adj)
1215                         pos_adj = pos_align;
1216                 else
1217                         pos_adj = ((pos_adj + pos_align - 1) / pos_align) *
1218                                 pos_align;
1219                 pos_adj = frames_to_bytes(runtime, pos_adj);
1220                 if (pos_adj >= period_bytes) {
1221                         snd_printk(KERN_WARNING SFX "Too big adjustment %d\n",
1222                                    bdl_pos_adj[chip->dev_index]);
1223                         pos_adj = 0;
1224                 } else {
1225                         ofs = setup_bdle(substream, azx_dev,
1226                                          &bdl, ofs, pos_adj, 1);
1227                         if (ofs < 0)
1228                                 goto error;
1229                 }
1230         } else
1231                 pos_adj = 0;
1232         for (i = 0; i < periods; i++) {
1233                 if (i == periods - 1 && pos_adj)
1234                         ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
1235                                          period_bytes - pos_adj, 0);
1236                 else
1237                         ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
1238                                          period_bytes, 1);
1239                 if (ofs < 0)
1240                         goto error;
1241         }
1242         return 0;
1243
1244  error:
1245         snd_printk(KERN_ERR SFX "Too many BDL entries: buffer=%d, period=%d\n",
1246                    azx_dev->bufsize, period_bytes);
1247         return -EINVAL;
1248 }
1249
1250 /* reset stream */
1251 static void azx_stream_reset(struct azx *chip, struct azx_dev *azx_dev)
1252 {
1253         unsigned char val;
1254         int timeout;
1255
1256         azx_stream_clear(chip, azx_dev);
1257
1258         azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
1259                       SD_CTL_STREAM_RESET);
1260         udelay(3);
1261         timeout = 300;
1262         while (!((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
1263                --timeout)
1264                 ;
1265         val &= ~SD_CTL_STREAM_RESET;
1266         azx_sd_writeb(azx_dev, SD_CTL, val);
1267         udelay(3);
1268
1269         timeout = 300;
1270         /* waiting for hardware to report that the stream is out of reset */
1271         while (((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
1272                --timeout)
1273                 ;
1274
1275         /* reset first position - may not be synced with hw at this time */
1276         *azx_dev->posbuf = 0;
1277 }
1278
1279 /*
1280  * set up the SD for streaming
1281  */
1282 static int azx_setup_controller(struct azx *chip, struct azx_dev *azx_dev)
1283 {
1284         /* make sure the run bit is zero for SD */
1285         azx_stream_clear(chip, azx_dev);
1286         /* program the stream_tag */
1287         azx_sd_writel(azx_dev, SD_CTL,
1288                       (azx_sd_readl(azx_dev, SD_CTL) & ~SD_CTL_STREAM_TAG_MASK)|
1289                       (azx_dev->stream_tag << SD_CTL_STREAM_TAG_SHIFT));
1290
1291         /* program the length of samples in cyclic buffer */
1292         azx_sd_writel(azx_dev, SD_CBL, azx_dev->bufsize);
1293
1294         /* program the stream format */
1295         /* this value needs to be the same as the one programmed */
1296         azx_sd_writew(azx_dev, SD_FORMAT, azx_dev->format_val);
1297
1298         /* program the stream LVI (last valid index) of the BDL */
1299         azx_sd_writew(azx_dev, SD_LVI, azx_dev->frags - 1);
1300
1301         /* program the BDL address */
1302         /* lower BDL address */
1303         azx_sd_writel(azx_dev, SD_BDLPL, (u32)azx_dev->bdl.addr);
1304         /* upper BDL address */
1305         azx_sd_writel(azx_dev, SD_BDLPU, upper_32_bits(azx_dev->bdl.addr));
1306
1307         /* enable the position buffer */
1308         if (chip->position_fix[0] == POS_FIX_POSBUF ||
1309             chip->position_fix[0] == POS_FIX_AUTO ||
1310             chip->position_fix[1] == POS_FIX_POSBUF ||
1311             chip->position_fix[1] == POS_FIX_AUTO ||
1312             chip->via_dmapos_patch) {
1313                 if (!(azx_readl(chip, DPLBASE) & ICH6_DPLBASE_ENABLE))
1314                         azx_writel(chip, DPLBASE,
1315                                 (u32)chip->posbuf.addr | ICH6_DPLBASE_ENABLE);
1316         }
1317
1318         /* set the interrupt enable bits in the descriptor control register */
1319         azx_sd_writel(azx_dev, SD_CTL,
1320                       azx_sd_readl(azx_dev, SD_CTL) | SD_INT_MASK);
1321
1322         return 0;
1323 }
1324
1325 /*
1326  * Probe the given codec address
1327  */
1328 static int probe_codec(struct azx *chip, int addr)
1329 {
1330         unsigned int cmd = (addr << 28) | (AC_NODE_ROOT << 20) |
1331                 (AC_VERB_PARAMETERS << 8) | AC_PAR_VENDOR_ID;
1332         unsigned int res;
1333
1334         mutex_lock(&chip->bus->cmd_mutex);
1335         chip->probing = 1;
1336         azx_send_cmd(chip->bus, cmd);
1337         res = azx_get_response(chip->bus, addr);
1338         chip->probing = 0;
1339         mutex_unlock(&chip->bus->cmd_mutex);
1340         if (res == -1)
1341                 return -EIO;
1342         snd_printdd(SFX "codec #%d probed OK\n", addr);
1343         return 0;
1344 }
1345
1346 static int azx_attach_pcm_stream(struct hda_bus *bus, struct hda_codec *codec,
1347                                  struct hda_pcm *cpcm);
1348 static void azx_stop_chip(struct azx *chip);
1349
1350 static void azx_bus_reset(struct hda_bus *bus)
1351 {
1352         struct azx *chip = bus->private_data;
1353
1354         bus->in_reset = 1;
1355         azx_stop_chip(chip);
1356         azx_init_chip(chip, 1);
1357 #ifdef CONFIG_PM
1358         if (chip->initialized) {
1359                 int i;
1360
1361                 for (i = 0; i < HDA_MAX_PCMS; i++)
1362                         snd_pcm_suspend_all(chip->pcm[i]);
1363                 snd_hda_suspend(chip->bus);
1364                 snd_hda_resume(chip->bus);
1365         }
1366 #endif
1367         bus->in_reset = 0;
1368 }
1369
1370 /*
1371  * Codec initialization
1372  */
1373
1374 /* number of codec slots for each chipset: 0 = default slots (i.e. 4) */
1375 static unsigned int azx_max_codecs[AZX_NUM_DRIVERS] __devinitdata = {
1376         [AZX_DRIVER_NVIDIA] = 8,
1377         [AZX_DRIVER_TERA] = 1,
1378 };
1379
1380 static int __devinit azx_codec_create(struct azx *chip, const char *model)
1381 {
1382         struct hda_bus_template bus_temp;
1383         int c, codecs, err;
1384         int max_slots;
1385
1386         memset(&bus_temp, 0, sizeof(bus_temp));
1387         bus_temp.private_data = chip;
1388         bus_temp.modelname = model;
1389         bus_temp.pci = chip->pci;
1390         bus_temp.ops.command = azx_send_cmd;
1391         bus_temp.ops.get_response = azx_get_response;
1392         bus_temp.ops.attach_pcm = azx_attach_pcm_stream;
1393         bus_temp.ops.bus_reset = azx_bus_reset;
1394 #ifdef CONFIG_SND_HDA_POWER_SAVE
1395         bus_temp.power_save = &power_save;
1396         bus_temp.ops.pm_notify = azx_power_notify;
1397 #endif
1398
1399         err = snd_hda_bus_new(chip->card, &bus_temp, &chip->bus);
1400         if (err < 0)
1401                 return err;
1402
1403         if (chip->driver_type == AZX_DRIVER_NVIDIA)
1404                 chip->bus->needs_damn_long_delay = 1;
1405
1406         codecs = 0;
1407         max_slots = azx_max_codecs[chip->driver_type];
1408         if (!max_slots)
1409                 max_slots = AZX_DEFAULT_CODECS;
1410
1411         /* First try to probe all given codec slots */
1412         for (c = 0; c < max_slots; c++) {
1413                 if ((chip->codec_mask & (1 << c)) & chip->codec_probe_mask) {
1414                         if (probe_codec(chip, c) < 0) {
1415                                 /* Some BIOSen give you wrong codec addresses
1416                                  * that don't exist
1417                                  */
1418                                 snd_printk(KERN_WARNING SFX
1419                                            "Codec #%d probe error; "
1420                                            "disabling it...\n", c);
1421                                 chip->codec_mask &= ~(1 << c);
1422                                 /* More badly, accessing to a non-existing
1423                                  * codec often screws up the controller chip,
1424                                  * and disturbs the further communications.
1425                                  * Thus if an error occurs during probing,
1426                                  * better to reset the controller chip to
1427                                  * get back to the sanity state.
1428                                  */
1429                                 azx_stop_chip(chip);
1430                                 azx_init_chip(chip, 1);
1431                         }
1432                 }
1433         }
1434
1435         /* Then create codec instances */
1436         for (c = 0; c < max_slots; c++) {
1437                 if ((chip->codec_mask & (1 << c)) & chip->codec_probe_mask) {
1438                         struct hda_codec *codec;
1439                         err = snd_hda_codec_new(chip->bus, c, &codec);
1440                         if (err < 0)
1441                                 continue;
1442                         codec->beep_mode = chip->beep_mode;
1443                         codecs++;
1444                 }
1445         }
1446         if (!codecs) {
1447                 snd_printk(KERN_ERR SFX "no codecs initialized\n");
1448                 return -ENXIO;
1449         }
1450         return 0;
1451 }
1452
1453 /* configure each codec instance */
1454 static int __devinit azx_codec_configure(struct azx *chip)
1455 {
1456         struct hda_codec *codec;
1457         list_for_each_entry(codec, &chip->bus->codec_list, list) {
1458                 snd_hda_codec_configure(codec);
1459         }
1460         return 0;
1461 }
1462
1463
1464 /*
1465  * PCM support
1466  */
1467
1468 /* assign a stream for the PCM */
1469 static inline struct azx_dev *
1470 azx_assign_device(struct azx *chip, struct snd_pcm_substream *substream)
1471 {
1472         int dev, i, nums;
1473         struct azx_dev *res = NULL;
1474
1475         if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
1476                 dev = chip->playback_index_offset;
1477                 nums = chip->playback_streams;
1478         } else {
1479                 dev = chip->capture_index_offset;
1480                 nums = chip->capture_streams;
1481         }
1482         for (i = 0; i < nums; i++, dev++)
1483                 if (!chip->azx_dev[dev].opened) {
1484                         res = &chip->azx_dev[dev];
1485                         if (res->device == substream->pcm->device)
1486                                 break;
1487                 }
1488         if (res) {
1489                 res->opened = 1;
1490                 res->device = substream->pcm->device;
1491         }
1492         return res;
1493 }
1494
1495 /* release the assigned stream */
1496 static inline void azx_release_device(struct azx_dev *azx_dev)
1497 {
1498         azx_dev->opened = 0;
1499 }
1500
1501 static struct snd_pcm_hardware azx_pcm_hw = {
1502         .info =                 (SNDRV_PCM_INFO_MMAP |
1503                                  SNDRV_PCM_INFO_INTERLEAVED |
1504                                  SNDRV_PCM_INFO_BLOCK_TRANSFER |
1505                                  SNDRV_PCM_INFO_MMAP_VALID |
1506                                  /* No full-resume yet implemented */
1507                                  /* SNDRV_PCM_INFO_RESUME |*/
1508                                  SNDRV_PCM_INFO_PAUSE |
1509                                  SNDRV_PCM_INFO_SYNC_START),
1510         .formats =              SNDRV_PCM_FMTBIT_S16_LE,
1511         .rates =                SNDRV_PCM_RATE_48000,
1512         .rate_min =             48000,
1513         .rate_max =             48000,
1514         .channels_min =         2,
1515         .channels_max =         2,
1516         .buffer_bytes_max =     AZX_MAX_BUF_SIZE,
1517         .period_bytes_min =     128,
1518         .period_bytes_max =     AZX_MAX_BUF_SIZE / 2,
1519         .periods_min =          2,
1520         .periods_max =          AZX_MAX_FRAG,
1521         .fifo_size =            0,
1522 };
1523
1524 struct azx_pcm {
1525         struct azx *chip;
1526         struct hda_codec *codec;
1527         struct hda_pcm_stream *hinfo[2];
1528 };
1529
1530 static int azx_pcm_open(struct snd_pcm_substream *substream)
1531 {
1532         struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1533         struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
1534         struct azx *chip = apcm->chip;
1535         struct azx_dev *azx_dev;
1536         struct snd_pcm_runtime *runtime = substream->runtime;
1537         unsigned long flags;
1538         int err;
1539
1540         mutex_lock(&chip->open_mutex);
1541         azx_dev = azx_assign_device(chip, substream);
1542         if (azx_dev == NULL) {
1543                 mutex_unlock(&chip->open_mutex);
1544                 return -EBUSY;
1545         }
1546         runtime->hw = azx_pcm_hw;
1547         runtime->hw.channels_min = hinfo->channels_min;
1548         runtime->hw.channels_max = hinfo->channels_max;
1549         runtime->hw.formats = hinfo->formats;
1550         runtime->hw.rates = hinfo->rates;
1551         snd_pcm_limit_hw_rates(runtime);
1552         snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS);
1553         snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
1554                                    128);
1555         snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
1556                                    128);
1557         snd_hda_power_up(apcm->codec);
1558         err = hinfo->ops.open(hinfo, apcm->codec, substream);
1559         if (err < 0) {
1560                 azx_release_device(azx_dev);
1561                 snd_hda_power_down(apcm->codec);
1562                 mutex_unlock(&chip->open_mutex);
1563                 return err;
1564         }
1565         snd_pcm_limit_hw_rates(runtime);
1566         /* sanity check */
1567         if (snd_BUG_ON(!runtime->hw.channels_min) ||
1568             snd_BUG_ON(!runtime->hw.channels_max) ||
1569             snd_BUG_ON(!runtime->hw.formats) ||
1570             snd_BUG_ON(!runtime->hw.rates)) {
1571                 azx_release_device(azx_dev);
1572                 hinfo->ops.close(hinfo, apcm->codec, substream);
1573                 snd_hda_power_down(apcm->codec);
1574                 mutex_unlock(&chip->open_mutex);
1575                 return -EINVAL;
1576         }
1577         spin_lock_irqsave(&chip->reg_lock, flags);
1578         azx_dev->substream = substream;
1579         azx_dev->running = 0;
1580         spin_unlock_irqrestore(&chip->reg_lock, flags);
1581
1582         runtime->private_data = azx_dev;
1583         snd_pcm_set_sync(substream);
1584         mutex_unlock(&chip->open_mutex);
1585         return 0;
1586 }
1587
1588 static int azx_pcm_close(struct snd_pcm_substream *substream)
1589 {
1590         struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1591         struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
1592         struct azx *chip = apcm->chip;
1593         struct azx_dev *azx_dev = get_azx_dev(substream);
1594         unsigned long flags;
1595
1596         mutex_lock(&chip->open_mutex);
1597         spin_lock_irqsave(&chip->reg_lock, flags);
1598         azx_dev->substream = NULL;
1599         azx_dev->running = 0;
1600         spin_unlock_irqrestore(&chip->reg_lock, flags);
1601         azx_release_device(azx_dev);
1602         hinfo->ops.close(hinfo, apcm->codec, substream);
1603         snd_hda_power_down(apcm->codec);
1604         mutex_unlock(&chip->open_mutex);
1605         return 0;
1606 }
1607
1608 static int azx_pcm_hw_params(struct snd_pcm_substream *substream,
1609                              struct snd_pcm_hw_params *hw_params)
1610 {
1611         struct azx_dev *azx_dev = get_azx_dev(substream);
1612
1613         azx_dev->bufsize = 0;
1614         azx_dev->period_bytes = 0;
1615         azx_dev->format_val = 0;
1616         return snd_pcm_lib_malloc_pages(substream,
1617                                         params_buffer_bytes(hw_params));
1618 }
1619
1620 static int azx_pcm_hw_free(struct snd_pcm_substream *substream)
1621 {
1622         struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1623         struct azx_dev *azx_dev = get_azx_dev(substream);
1624         struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
1625
1626         /* reset BDL address */
1627         azx_sd_writel(azx_dev, SD_BDLPL, 0);
1628         azx_sd_writel(azx_dev, SD_BDLPU, 0);
1629         azx_sd_writel(azx_dev, SD_CTL, 0);
1630         azx_dev->bufsize = 0;
1631         azx_dev->period_bytes = 0;
1632         azx_dev->format_val = 0;
1633
1634         hinfo->ops.cleanup(hinfo, apcm->codec, substream);
1635
1636         return snd_pcm_lib_free_pages(substream);
1637 }
1638
1639 static int azx_pcm_prepare(struct snd_pcm_substream *substream)
1640 {
1641         struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1642         struct azx *chip = apcm->chip;
1643         struct azx_dev *azx_dev = get_azx_dev(substream);
1644         struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
1645         struct snd_pcm_runtime *runtime = substream->runtime;
1646         unsigned int bufsize, period_bytes, format_val;
1647         int err;
1648
1649         azx_stream_reset(chip, azx_dev);
1650         format_val = snd_hda_calc_stream_format(runtime->rate,
1651                                                 runtime->channels,
1652                                                 runtime->format,
1653                                                 hinfo->maxbps);
1654         if (!format_val) {
1655                 snd_printk(KERN_ERR SFX
1656                            "invalid format_val, rate=%d, ch=%d, format=%d\n",
1657                            runtime->rate, runtime->channels, runtime->format);
1658                 return -EINVAL;
1659         }
1660
1661         bufsize = snd_pcm_lib_buffer_bytes(substream);
1662         period_bytes = snd_pcm_lib_period_bytes(substream);
1663
1664         snd_printdd(SFX "azx_pcm_prepare: bufsize=0x%x, format=0x%x\n",
1665                     bufsize, format_val);
1666
1667         if (bufsize != azx_dev->bufsize ||
1668             period_bytes != azx_dev->period_bytes ||
1669             format_val != azx_dev->format_val) {
1670                 azx_dev->bufsize = bufsize;
1671                 azx_dev->period_bytes = period_bytes;
1672                 azx_dev->format_val = format_val;
1673                 err = azx_setup_periods(chip, substream, azx_dev);
1674                 if (err < 0)
1675                         return err;
1676         }
1677
1678         /* wallclk has 24Mhz clock source */
1679         azx_dev->period_wallclk = (((runtime->period_size * 24000) /
1680                                                 runtime->rate) * 1000);
1681         azx_setup_controller(chip, azx_dev);
1682         if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
1683                 azx_dev->fifo_size = azx_sd_readw(azx_dev, SD_FIFOSIZE) + 1;
1684         else
1685                 azx_dev->fifo_size = 0;
1686
1687         return hinfo->ops.prepare(hinfo, apcm->codec, azx_dev->stream_tag,
1688                                   azx_dev->format_val, substream);
1689 }
1690
1691 static int azx_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
1692 {
1693         struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1694         struct azx *chip = apcm->chip;
1695         struct azx_dev *azx_dev;
1696         struct snd_pcm_substream *s;
1697         int rstart = 0, start, nsync = 0, sbits = 0;
1698         int nwait, timeout;
1699
1700         switch (cmd) {
1701         case SNDRV_PCM_TRIGGER_START:
1702                 rstart = 1;
1703         case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
1704         case SNDRV_PCM_TRIGGER_RESUME:
1705                 start = 1;
1706                 break;
1707         case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
1708         case SNDRV_PCM_TRIGGER_SUSPEND:
1709         case SNDRV_PCM_TRIGGER_STOP:
1710                 start = 0;
1711                 break;
1712         default:
1713                 return -EINVAL;
1714         }
1715
1716         snd_pcm_group_for_each_entry(s, substream) {
1717                 if (s->pcm->card != substream->pcm->card)
1718                         continue;
1719                 azx_dev = get_azx_dev(s);
1720                 sbits |= 1 << azx_dev->index;
1721                 nsync++;
1722                 snd_pcm_trigger_done(s, substream);
1723         }
1724
1725         spin_lock(&chip->reg_lock);
1726         if (nsync > 1) {
1727                 /* first, set SYNC bits of corresponding streams */
1728                 azx_writel(chip, SYNC, azx_readl(chip, SYNC) | sbits);
1729         }
1730         snd_pcm_group_for_each_entry(s, substream) {
1731                 if (s->pcm->card != substream->pcm->card)
1732                         continue;
1733                 azx_dev = get_azx_dev(s);
1734                 if (start) {
1735                         azx_dev->start_wallclk = azx_readl(chip, WALLCLK);
1736                         if (!rstart)
1737                                 azx_dev->start_wallclk -=
1738                                                 azx_dev->period_wallclk;
1739                         azx_stream_start(chip, azx_dev);
1740                 } else {
1741                         azx_stream_stop(chip, azx_dev);
1742                 }
1743                 azx_dev->running = start;
1744         }
1745         spin_unlock(&chip->reg_lock);
1746         if (start) {
1747                 if (nsync == 1)
1748                         return 0;
1749                 /* wait until all FIFOs get ready */
1750                 for (timeout = 5000; timeout; timeout--) {
1751                         nwait = 0;
1752                         snd_pcm_group_for_each_entry(s, substream) {
1753                                 if (s->pcm->card != substream->pcm->card)
1754                                         continue;
1755                                 azx_dev = get_azx_dev(s);
1756                                 if (!(azx_sd_readb(azx_dev, SD_STS) &
1757                                       SD_STS_FIFO_READY))
1758                                         nwait++;
1759                         }
1760                         if (!nwait)
1761                                 break;
1762                         cpu_relax();
1763                 }
1764         } else {
1765                 /* wait until all RUN bits are cleared */
1766                 for (timeout = 5000; timeout; timeout--) {
1767                         nwait = 0;
1768                         snd_pcm_group_for_each_entry(s, substream) {
1769                                 if (s->pcm->card != substream->pcm->card)
1770                                         continue;
1771                                 azx_dev = get_azx_dev(s);
1772                                 if (azx_sd_readb(azx_dev, SD_CTL) &
1773                                     SD_CTL_DMA_START)
1774                                         nwait++;
1775                         }
1776                         if (!nwait)
1777                                 break;
1778                         cpu_relax();
1779                 }
1780         }
1781         if (nsync > 1) {
1782                 spin_lock(&chip->reg_lock);
1783                 /* reset SYNC bits */
1784                 azx_writel(chip, SYNC, azx_readl(chip, SYNC) & ~sbits);
1785                 spin_unlock(&chip->reg_lock);
1786         }
1787         return 0;
1788 }
1789
1790 /* get the current DMA position with correction on VIA chips */
1791 static unsigned int azx_via_get_position(struct azx *chip,
1792                                          struct azx_dev *azx_dev)
1793 {
1794         unsigned int link_pos, mini_pos, bound_pos;
1795         unsigned int mod_link_pos, mod_dma_pos, mod_mini_pos;
1796         unsigned int fifo_size;
1797
1798         link_pos = azx_sd_readl(azx_dev, SD_LPIB);
1799         if (azx_dev->index >= 4) {
1800                 /* Playback, no problem using link position */
1801                 return link_pos;
1802         }
1803
1804         /* Capture */
1805         /* For new chipset,
1806          * use mod to get the DMA position just like old chipset
1807          */
1808         mod_dma_pos = le32_to_cpu(*azx_dev->posbuf);
1809         mod_dma_pos %= azx_dev->period_bytes;
1810
1811         /* azx_dev->fifo_size can't get FIFO size of in stream.
1812          * Get from base address + offset.
1813          */
1814         fifo_size = readw(chip->remap_addr + VIA_IN_STREAM0_FIFO_SIZE_OFFSET);
1815
1816         if (azx_dev->insufficient) {
1817                 /* Link position never gather than FIFO size */
1818                 if (link_pos <= fifo_size)
1819                         return 0;
1820
1821                 azx_dev->insufficient = 0;
1822         }
1823
1824         if (link_pos <= fifo_size)
1825                 mini_pos = azx_dev->bufsize + link_pos - fifo_size;
1826         else
1827                 mini_pos = link_pos - fifo_size;
1828
1829         /* Find nearest previous boudary */
1830         mod_mini_pos = mini_pos % azx_dev->period_bytes;
1831         mod_link_pos = link_pos % azx_dev->period_bytes;
1832         if (mod_link_pos >= fifo_size)
1833                 bound_pos = link_pos - mod_link_pos;
1834         else if (mod_dma_pos >= mod_mini_pos)
1835                 bound_pos = mini_pos - mod_mini_pos;
1836         else {
1837                 bound_pos = mini_pos - mod_mini_pos + azx_dev->period_bytes;
1838                 if (bound_pos >= azx_dev->bufsize)
1839                         bound_pos = 0;
1840         }
1841
1842         /* Calculate real DMA position we want */
1843         return bound_pos + mod_dma_pos;
1844 }
1845
1846 static unsigned int azx_get_position(struct azx *chip,
1847                                      struct azx_dev *azx_dev)
1848 {
1849         unsigned int pos;
1850
1851         if (chip->via_dmapos_patch)
1852                 pos = azx_via_get_position(chip, azx_dev);
1853         else {
1854                 int stream = azx_dev->substream->stream;
1855                 if (chip->position_fix[stream] == POS_FIX_POSBUF ||
1856                     chip->position_fix[stream] == POS_FIX_AUTO) {
1857                         /* use the position buffer */
1858                         pos = le32_to_cpu(*azx_dev->posbuf);
1859                 } else {
1860                         /* read LPIB */
1861                         pos = azx_sd_readl(azx_dev, SD_LPIB);
1862                 }
1863         }
1864         if (pos >= azx_dev->bufsize)
1865                 pos = 0;
1866         return pos;
1867 }
1868
1869 static snd_pcm_uframes_t azx_pcm_pointer(struct snd_pcm_substream *substream)
1870 {
1871         struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1872         struct azx *chip = apcm->chip;
1873         struct azx_dev *azx_dev = get_azx_dev(substream);
1874         return bytes_to_frames(substream->runtime,
1875                                azx_get_position(chip, azx_dev));
1876 }
1877
1878 /*
1879  * Check whether the current DMA position is acceptable for updating
1880  * periods.  Returns non-zero if it's OK.
1881  *
1882  * Many HD-audio controllers appear pretty inaccurate about
1883  * the update-IRQ timing.  The IRQ is issued before actually the
1884  * data is processed.  So, we need to process it afterwords in a
1885  * workqueue.
1886  */
1887 static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev)
1888 {
1889         u32 wallclk;
1890         unsigned int pos;
1891         int stream;
1892
1893         wallclk = azx_readl(chip, WALLCLK) - azx_dev->start_wallclk;
1894         if (wallclk < (azx_dev->period_wallclk * 2) / 3)
1895                 return -1;      /* bogus (too early) interrupt */
1896
1897         stream = azx_dev->substream->stream;
1898         pos = azx_get_position(chip, azx_dev);
1899         if (chip->position_fix[stream] == POS_FIX_AUTO) {
1900                 if (!pos) {
1901                         printk(KERN_WARNING
1902                                "hda-intel: Invalid position buffer, "
1903                                "using LPIB read method instead.\n");
1904                         chip->position_fix[stream] = POS_FIX_LPIB;
1905                         pos = azx_get_position(chip, azx_dev);
1906                 } else
1907                         chip->position_fix[stream] = POS_FIX_POSBUF;
1908         }
1909
1910         if (WARN_ONCE(!azx_dev->period_bytes,
1911                       "hda-intel: zero azx_dev->period_bytes"))
1912                 return -1; /* this shouldn't happen! */
1913         if (wallclk <= azx_dev->period_wallclk &&
1914             pos % azx_dev->period_bytes > azx_dev->period_bytes / 2)
1915                 /* NG - it's below the first next period boundary */
1916                 return bdl_pos_adj[chip->dev_index] ? 0 : -1;
1917         azx_dev->start_wallclk = wallclk;
1918         return 1; /* OK, it's fine */
1919 }
1920
1921 /*
1922  * The work for pending PCM period updates.
1923  */
1924 static void azx_irq_pending_work(struct work_struct *work)
1925 {
1926         struct azx *chip = container_of(work, struct azx, irq_pending_work);
1927         int i, pending, ok;
1928
1929         if (!chip->irq_pending_warned) {
1930                 printk(KERN_WARNING
1931                        "hda-intel: IRQ timing workaround is activated "
1932                        "for card #%d. Suggest a bigger bdl_pos_adj.\n",
1933                        chip->card->number);
1934                 chip->irq_pending_warned = 1;
1935         }
1936
1937         for (;;) {
1938                 pending = 0;
1939                 spin_lock_irq(&chip->reg_lock);
1940                 for (i = 0; i < chip->num_streams; i++) {
1941                         struct azx_dev *azx_dev = &chip->azx_dev[i];
1942                         if (!azx_dev->irq_pending ||
1943                             !azx_dev->substream ||
1944                             !azx_dev->running)
1945                                 continue;
1946                         ok = azx_position_ok(chip, azx_dev);
1947                         if (ok > 0) {
1948                                 azx_dev->irq_pending = 0;
1949                                 spin_unlock(&chip->reg_lock);
1950                                 snd_pcm_period_elapsed(azx_dev->substream);
1951                                 spin_lock(&chip->reg_lock);
1952                         } else if (ok < 0) {
1953                                 pending = 0;    /* too early */
1954                         } else
1955                                 pending++;
1956                 }
1957                 spin_unlock_irq(&chip->reg_lock);
1958                 if (!pending)
1959                         return;
1960                 cond_resched();
1961         }
1962 }
1963
1964 /* clear irq_pending flags and assure no on-going workq */
1965 static void azx_clear_irq_pending(struct azx *chip)
1966 {
1967         int i;
1968
1969         spin_lock_irq(&chip->reg_lock);
1970         for (i = 0; i < chip->num_streams; i++)
1971                 chip->azx_dev[i].irq_pending = 0;
1972         spin_unlock_irq(&chip->reg_lock);
1973 }
1974
1975 static struct snd_pcm_ops azx_pcm_ops = {
1976         .open = azx_pcm_open,
1977         .close = azx_pcm_close,
1978         .ioctl = snd_pcm_lib_ioctl,
1979         .hw_params = azx_pcm_hw_params,
1980         .hw_free = azx_pcm_hw_free,
1981         .prepare = azx_pcm_prepare,
1982         .trigger = azx_pcm_trigger,
1983         .pointer = azx_pcm_pointer,
1984         .page = snd_pcm_sgbuf_ops_page,
1985 };
1986
1987 static void azx_pcm_free(struct snd_pcm *pcm)
1988 {
1989         struct azx_pcm *apcm = pcm->private_data;
1990         if (apcm) {
1991                 apcm->chip->pcm[pcm->device] = NULL;
1992                 kfree(apcm);
1993         }
1994 }
1995
1996 static int
1997 azx_attach_pcm_stream(struct hda_bus *bus, struct hda_codec *codec,
1998                       struct hda_pcm *cpcm)
1999 {
2000         struct azx *chip = bus->private_data;
2001         struct snd_pcm *pcm;
2002         struct azx_pcm *apcm;
2003         int pcm_dev = cpcm->device;
2004         int s, err;
2005
2006         if (pcm_dev >= HDA_MAX_PCMS) {
2007                 snd_printk(KERN_ERR SFX "Invalid PCM device number %d\n",
2008                            pcm_dev);
2009                 return -EINVAL;
2010         }
2011         if (chip->pcm[pcm_dev]) {
2012                 snd_printk(KERN_ERR SFX "PCM %d already exists\n", pcm_dev);
2013                 return -EBUSY;
2014         }
2015         err = snd_pcm_new(chip->card, cpcm->name, pcm_dev,
2016                           cpcm->stream[SNDRV_PCM_STREAM_PLAYBACK].substreams,
2017                           cpcm->stream[SNDRV_PCM_STREAM_CAPTURE].substreams,
2018                           &pcm);
2019         if (err < 0)
2020                 return err;
2021         strlcpy(pcm->name, cpcm->name, sizeof(pcm->name));
2022         apcm = kzalloc(sizeof(*apcm), GFP_KERNEL);
2023         if (apcm == NULL)
2024                 return -ENOMEM;
2025         apcm->chip = chip;
2026         apcm->codec = codec;
2027         pcm->private_data = apcm;
2028         pcm->private_free = azx_pcm_free;
2029         if (cpcm->pcm_type == HDA_PCM_TYPE_MODEM)
2030                 pcm->dev_class = SNDRV_PCM_CLASS_MODEM;
2031         chip->pcm[pcm_dev] = pcm;
2032         cpcm->pcm = pcm;
2033         for (s = 0; s < 2; s++) {
2034                 apcm->hinfo[s] = &cpcm->stream[s];
2035                 if (cpcm->stream[s].substreams)
2036                         snd_pcm_set_ops(pcm, s, &azx_pcm_ops);
2037         }
2038         /* buffer pre-allocation */
2039         snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV_SG,
2040                                               snd_dma_pci_data(chip->pci),
2041                                               1024 * 64, 32 * 1024 * 1024);
2042         return 0;
2043 }
2044
2045 /*
2046  * mixer creation - all stuff is implemented in hda module
2047  */
2048 static int __devinit azx_mixer_create(struct azx *chip)
2049 {
2050         return snd_hda_build_controls(chip->bus);
2051 }
2052
2053
2054 /*
2055  * initialize SD streams
2056  */
2057 static int __devinit azx_init_stream(struct azx *chip)
2058 {
2059         int i;
2060
2061         /* initialize each stream (aka device)
2062          * assign the starting bdl address to each stream (device)
2063          * and initialize
2064          */
2065         for (i = 0; i < chip->num_streams; i++) {
2066                 struct azx_dev *azx_dev = &chip->azx_dev[i];
2067                 azx_dev->posbuf = (u32 __iomem *)(chip->posbuf.area + i * 8);
2068                 /* offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
2069                 azx_dev->sd_addr = chip->remap_addr + (0x20 * i + 0x80);
2070                 /* int mask: SDI0=0x01, SDI1=0x02, ... SDO3=0x80 */
2071                 azx_dev->sd_int_sta_mask = 1 << i;
2072                 /* stream tag: must be non-zero and unique */
2073                 azx_dev->index = i;
2074                 azx_dev->stream_tag = i + 1;
2075         }
2076
2077         return 0;
2078 }
2079
2080 static int azx_acquire_irq(struct azx *chip, int do_disconnect)
2081 {
2082         if (request_irq(chip->pci->irq, azx_interrupt,
2083                         chip->msi ? 0 : IRQF_SHARED,
2084                         "hda_intel", chip)) {
2085                 printk(KERN_ERR "hda-intel: unable to grab IRQ %d, "
2086                        "disabling device\n", chip->pci->irq);
2087                 if (do_disconnect)
2088                         snd_card_disconnect(chip->card);
2089                 return -1;
2090         }
2091         chip->irq = chip->pci->irq;
2092         pci_intx(chip->pci, !chip->msi);
2093         return 0;
2094 }
2095
2096
2097 static void azx_stop_chip(struct azx *chip)
2098 {
2099         if (!chip->initialized)
2100                 return;
2101
2102         /* disable interrupts */
2103         azx_int_disable(chip);
2104         azx_int_clear(chip);
2105
2106         /* disable CORB/RIRB */
2107         azx_free_cmd_io(chip);
2108
2109         /* disable position buffer */
2110         azx_writel(chip, DPLBASE, 0);
2111         azx_writel(chip, DPUBASE, 0);
2112
2113         chip->initialized = 0;
2114 }
2115
2116 #ifdef CONFIG_SND_HDA_POWER_SAVE
2117 /* power-up/down the controller */
2118 static void azx_power_notify(struct hda_bus *bus)
2119 {
2120         struct azx *chip = bus->private_data;
2121         struct hda_codec *c;
2122         int power_on = 0;
2123
2124         list_for_each_entry(c, &bus->codec_list, list) {
2125                 if (c->power_on) {
2126                         power_on = 1;
2127                         break;
2128                 }
2129         }
2130         if (power_on)
2131                 azx_init_chip(chip, 1);
2132         else if (chip->running && power_save_controller &&
2133                  !bus->power_keep_link_on)
2134                 azx_stop_chip(chip);
2135 }
2136 #endif /* CONFIG_SND_HDA_POWER_SAVE */
2137
2138 #ifdef CONFIG_PM
2139 /*
2140  * power management
2141  */
2142
2143 static int snd_hda_codecs_inuse(struct hda_bus *bus)
2144 {
2145         struct hda_codec *codec;
2146
2147         list_for_each_entry(codec, &bus->codec_list, list) {
2148                 if (snd_hda_codec_needs_resume(codec))
2149                         return 1;
2150         }
2151         return 0;
2152 }
2153
2154 static int azx_suspend(struct pci_dev *pci, pm_message_t state)
2155 {
2156         struct snd_card *card = pci_get_drvdata(pci);
2157         struct azx *chip = card->private_data;
2158         int i;
2159
2160         snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
2161         azx_clear_irq_pending(chip);
2162         for (i = 0; i < HDA_MAX_PCMS; i++)
2163                 snd_pcm_suspend_all(chip->pcm[i]);
2164         if (chip->initialized)
2165                 snd_hda_suspend(chip->bus);
2166         azx_stop_chip(chip);
2167         if (chip->irq >= 0) {
2168                 free_irq(chip->irq, chip);
2169                 chip->irq = -1;
2170         }
2171         if (chip->msi)
2172                 pci_disable_msi(chip->pci);
2173         pci_disable_device(pci);
2174         pci_save_state(pci);
2175         pci_set_power_state(pci, pci_choose_state(pci, state));
2176         return 0;
2177 }
2178
2179 static int azx_resume(struct pci_dev *pci)
2180 {
2181         struct snd_card *card = pci_get_drvdata(pci);
2182         struct azx *chip = card->private_data;
2183
2184         pci_set_power_state(pci, PCI_D0);
2185         pci_restore_state(pci);
2186         if (pci_enable_device(pci) < 0) {
2187                 printk(KERN_ERR "hda-intel: pci_enable_device failed, "
2188                        "disabling device\n");
2189                 snd_card_disconnect(card);
2190                 return -EIO;
2191         }
2192         pci_set_master(pci);
2193         if (chip->msi)
2194                 if (pci_enable_msi(pci) < 0)
2195                         chip->msi = 0;
2196         if (azx_acquire_irq(chip, 1) < 0)
2197                 return -EIO;
2198         azx_init_pci(chip);
2199
2200         if (snd_hda_codecs_inuse(chip->bus))
2201                 azx_init_chip(chip, 1);
2202
2203         snd_hda_resume(chip->bus);
2204         snd_power_change_state(card, SNDRV_CTL_POWER_D0);
2205         return 0;
2206 }
2207 #endif /* CONFIG_PM */
2208
2209
2210 /*
2211  * reboot notifier for hang-up problem at power-down
2212  */
2213 static int azx_halt(struct notifier_block *nb, unsigned long event, void *buf)
2214 {
2215         struct azx *chip = container_of(nb, struct azx, reboot_notifier);
2216         snd_hda_bus_reboot_notify(chip->bus);
2217         azx_stop_chip(chip);
2218         return NOTIFY_OK;
2219 }
2220
2221 static void azx_notifier_register(struct azx *chip)
2222 {
2223         chip->reboot_notifier.notifier_call = azx_halt;
2224         register_reboot_notifier(&chip->reboot_notifier);
2225 }
2226
2227 static void azx_notifier_unregister(struct azx *chip)
2228 {
2229         if (chip->reboot_notifier.notifier_call)
2230                 unregister_reboot_notifier(&chip->reboot_notifier);
2231 }
2232
2233 /*
2234  * destructor
2235  */
2236 static int azx_free(struct azx *chip)
2237 {
2238         int i;
2239
2240         azx_notifier_unregister(chip);
2241
2242         if (chip->initialized) {
2243                 azx_clear_irq_pending(chip);
2244                 for (i = 0; i < chip->num_streams; i++)
2245                         azx_stream_stop(chip, &chip->azx_dev[i]);
2246                 azx_stop_chip(chip);
2247         }
2248
2249         if (chip->irq >= 0)
2250                 free_irq(chip->irq, (void*)chip);
2251         if (chip->msi)
2252                 pci_disable_msi(chip->pci);
2253         if (chip->remap_addr)
2254                 iounmap(chip->remap_addr);
2255
2256         if (chip->azx_dev) {
2257                 for (i = 0; i < chip->num_streams; i++)
2258                         if (chip->azx_dev[i].bdl.area)
2259                                 snd_dma_free_pages(&chip->azx_dev[i].bdl);
2260         }
2261         if (chip->rb.area)
2262                 snd_dma_free_pages(&chip->rb);
2263         if (chip->posbuf.area)
2264                 snd_dma_free_pages(&chip->posbuf);
2265         pci_release_regions(chip->pci);
2266         pci_disable_device(chip->pci);
2267         kfree(chip->azx_dev);
2268         kfree(chip);
2269
2270         return 0;
2271 }
2272
2273 static int azx_dev_free(struct snd_device *device)
2274 {
2275         return azx_free(device->device_data);
2276 }
2277
2278 /*
2279  * white/black-listing for position_fix
2280  */
2281 static struct snd_pci_quirk position_fix_list[] __devinitdata = {
2282         SND_PCI_QUIRK(0x1025, 0x009f, "Acer Aspire 5110", POS_FIX_LPIB),
2283         SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB),
2284         SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB),
2285         SND_PCI_QUIRK(0x1028, 0x01f6, "Dell Latitude 131L", POS_FIX_LPIB),
2286         SND_PCI_QUIRK(0x103c, 0x306d, "HP dv3", POS_FIX_LPIB),
2287         SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB),
2288         SND_PCI_QUIRK(0x1106, 0x3288, "ASUS M2V-MX SE", POS_FIX_LPIB),
2289         SND_PCI_QUIRK(0x1179, 0xff10, "Toshiba A100-259", POS_FIX_LPIB),
2290         SND_PCI_QUIRK(0x1458, 0xa022, "ga-ma770-ud3", POS_FIX_LPIB),
2291         SND_PCI_QUIRK(0x1462, 0x1002, "MSI Wind U115", POS_FIX_LPIB),
2292         SND_PCI_QUIRK(0x1565, 0x820f, "Biostar Microtech", POS_FIX_LPIB),
2293         SND_PCI_QUIRK(0x1565, 0x8218, "Biostar Microtech", POS_FIX_LPIB),
2294         SND_PCI_QUIRK(0x8086, 0x2503, "DG965OT AAD63733-203", POS_FIX_LPIB),
2295         SND_PCI_QUIRK(0x8086, 0xd601, "eMachines T5212", POS_FIX_LPIB),
2296         {}
2297 };
2298
2299 static int __devinit check_position_fix(struct azx *chip, int fix)
2300 {
2301         const struct snd_pci_quirk *q;
2302
2303         switch (fix) {
2304         case POS_FIX_LPIB:
2305         case POS_FIX_POSBUF:
2306                 return fix;
2307         }
2308
2309         /* Check VIA/ATI HD Audio Controller exist */
2310         switch (chip->driver_type) {
2311         case AZX_DRIVER_VIA:
2312         case AZX_DRIVER_ATI:
2313                 chip->via_dmapos_patch = 1;
2314                 /* Use link position directly, avoid any transfer problem. */
2315                 return POS_FIX_LPIB;
2316         }
2317         chip->via_dmapos_patch = 0;
2318
2319         q = snd_pci_quirk_lookup(chip->pci, position_fix_list);
2320         if (q) {
2321                 printk(KERN_INFO
2322                        "hda_intel: position_fix set to %d "
2323                        "for device %04x:%04x\n",
2324                        q->value, q->subvendor, q->subdevice);
2325                 return q->value;
2326         }
2327         return POS_FIX_AUTO;
2328 }
2329
2330 /*
2331  * black-lists for probe_mask
2332  */
2333 static struct snd_pci_quirk probe_mask_list[] __devinitdata = {
2334         /* Thinkpad often breaks the controller communication when accessing
2335          * to the non-working (or non-existing) modem codec slot.
2336          */
2337         SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01),
2338         SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01),
2339         SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01),
2340         /* broken BIOS */
2341         SND_PCI_QUIRK(0x1028, 0x20ac, "Dell Studio Desktop", 0x01),
2342         /* including bogus ALC268 in slot#2 that conflicts with ALC888 */
2343         SND_PCI_QUIRK(0x17c0, 0x4085, "Medion MD96630", 0x01),
2344         /* forced codec slots */
2345         SND_PCI_QUIRK(0x1043, 0x1262, "ASUS W5Fm", 0x103),
2346         SND_PCI_QUIRK(0x1046, 0x1262, "ASUS W5F", 0x103),
2347         {}
2348 };
2349
2350 #define AZX_FORCE_CODEC_MASK    0x100
2351
2352 static void __devinit check_probe_mask(struct azx *chip, int dev)
2353 {
2354         const struct snd_pci_quirk *q;
2355
2356         chip->codec_probe_mask = probe_mask[dev];
2357         if (chip->codec_probe_mask == -1) {
2358                 q = snd_pci_quirk_lookup(chip->pci, probe_mask_list);
2359                 if (q) {
2360                         printk(KERN_INFO
2361                                "hda_intel: probe_mask set to 0x%x "
2362                                "for device %04x:%04x\n",
2363                                q->value, q->subvendor, q->subdevice);
2364                         chip->codec_probe_mask = q->value;
2365                 }
2366         }
2367
2368         /* check forced option */
2369         if (chip->codec_probe_mask != -1 &&
2370             (chip->codec_probe_mask & AZX_FORCE_CODEC_MASK)) {
2371                 chip->codec_mask = chip->codec_probe_mask & 0xff;
2372                 printk(KERN_INFO "hda_intel: codec_mask forced to 0x%x\n",
2373                        chip->codec_mask);
2374         }
2375 }
2376
2377 /*
2378  * white/black-list for enable_msi
2379  */
2380 static struct snd_pci_quirk msi_black_list[] __devinitdata = {
2381         SND_PCI_QUIRK(0x1043, 0x81f2, "ASUS", 0), /* Athlon64 X2 + nvidia */
2382         SND_PCI_QUIRK(0x1043, 0x81f6, "ASUS", 0), /* nvidia */
2383         SND_PCI_QUIRK(0x1043, 0x822d, "ASUS", 0), /* Athlon64 X2 + nvidia MCP55 */
2384         SND_PCI_QUIRK(0x1849, 0x0888, "ASRock", 0), /* Athlon64 X2 + nvidia */
2385         SND_PCI_QUIRK(0xa0a0, 0x0575, "Aopen MZ915-M", 0), /* ICH6 */
2386         {}
2387 };
2388
2389 static void __devinit check_msi(struct azx *chip)
2390 {
2391         const struct snd_pci_quirk *q;
2392
2393         if (enable_msi >= 0) {
2394                 chip->msi = !!enable_msi;
2395                 return;
2396         }
2397         chip->msi = 1;  /* enable MSI as default */
2398         q = snd_pci_quirk_lookup(chip->pci, msi_black_list);
2399         if (q) {
2400                 printk(KERN_INFO
2401                        "hda_intel: msi for device %04x:%04x set to %d\n",
2402                        q->subvendor, q->subdevice, q->value);
2403                 chip->msi = q->value;
2404                 return;
2405         }
2406
2407         /* NVidia chipsets seem to cause troubles with MSI */
2408         if (chip->driver_type == AZX_DRIVER_NVIDIA) {
2409                 printk(KERN_INFO "hda_intel: Disable MSI for Nvidia chipset\n");
2410                 chip->msi = 0;
2411         }
2412 }
2413
2414
2415 /*
2416  * constructor
2417  */
2418 static int __devinit azx_create(struct snd_card *card, struct pci_dev *pci,
2419                                 int dev, int driver_type,
2420                                 struct azx **rchip)
2421 {
2422         struct azx *chip;
2423         int i, err;
2424         unsigned short gcap;
2425         static struct snd_device_ops ops = {
2426                 .dev_free = azx_dev_free,
2427         };
2428
2429         *rchip = NULL;
2430
2431         err = pci_enable_device(pci);
2432         if (err < 0)
2433                 return err;
2434
2435         chip = kzalloc(sizeof(*chip), GFP_KERNEL);
2436         if (!chip) {
2437                 snd_printk(KERN_ERR SFX "cannot allocate chip\n");
2438                 pci_disable_device(pci);
2439                 return -ENOMEM;
2440         }
2441
2442         spin_lock_init(&chip->reg_lock);
2443         mutex_init(&chip->open_mutex);
2444         chip->card = card;
2445         chip->pci = pci;
2446         chip->irq = -1;
2447         chip->driver_type = driver_type;
2448         check_msi(chip);
2449         chip->dev_index = dev;
2450         INIT_WORK(&chip->irq_pending_work, azx_irq_pending_work);
2451
2452         chip->position_fix[0] = chip->position_fix[1] =
2453                 check_position_fix(chip, position_fix[dev]);
2454         check_probe_mask(chip, dev);
2455
2456         chip->single_cmd = single_cmd;
2457
2458         if (bdl_pos_adj[dev] < 0) {
2459                 switch (chip->driver_type) {
2460                 case AZX_DRIVER_ICH:
2461                 case AZX_DRIVER_PCH:
2462                         bdl_pos_adj[dev] = 1;
2463                         break;
2464                 default:
2465                         bdl_pos_adj[dev] = 32;
2466                         break;
2467                 }
2468         }
2469
2470 #if BITS_PER_LONG != 64
2471         /* Fix up base address on ULI M5461 */
2472         if (chip->driver_type == AZX_DRIVER_ULI) {
2473                 u16 tmp3;
2474                 pci_read_config_word(pci, 0x40, &tmp3);
2475                 pci_write_config_word(pci, 0x40, tmp3 | 0x10);
2476                 pci_write_config_dword(pci, PCI_BASE_ADDRESS_1, 0);
2477         }
2478 #endif
2479
2480         err = pci_request_regions(pci, "ICH HD audio");
2481         if (err < 0) {
2482                 kfree(chip);
2483                 pci_disable_device(pci);
2484                 return err;
2485         }
2486
2487         chip->addr = pci_resource_start(pci, 0);
2488         chip->remap_addr = pci_ioremap_bar(pci, 0);
2489         if (chip->remap_addr == NULL) {
2490                 snd_printk(KERN_ERR SFX "ioremap error\n");
2491                 err = -ENXIO;
2492                 goto errout;
2493         }
2494
2495         if (chip->msi)
2496                 if (pci_enable_msi(pci) < 0)
2497                         chip->msi = 0;
2498
2499         if (azx_acquire_irq(chip, 0) < 0) {
2500                 err = -EBUSY;
2501                 goto errout;
2502         }
2503
2504         pci_set_master(pci);
2505         synchronize_irq(chip->irq);
2506
2507         gcap = azx_readw(chip, GCAP);
2508         snd_printdd(SFX "chipset global capabilities = 0x%x\n", gcap);
2509
2510         /* disable SB600 64bit support for safety */
2511         if ((chip->driver_type == AZX_DRIVER_ATI) ||
2512             (chip->driver_type == AZX_DRIVER_ATIHDMI)) {
2513                 struct pci_dev *p_smbus;
2514                 p_smbus = pci_get_device(PCI_VENDOR_ID_ATI,
2515                                          PCI_DEVICE_ID_ATI_SBX00_SMBUS,
2516                                          NULL);
2517                 if (p_smbus) {
2518                         if (p_smbus->revision < 0x30)
2519                                 gcap &= ~ICH6_GCAP_64OK;
2520                         pci_dev_put(p_smbus);
2521                 }
2522         }
2523
2524         /* disable 64bit DMA address for Teradici */
2525         /* it does not work with device 6549:1200 subsys e4a2:040b */
2526         if (chip->driver_type == AZX_DRIVER_TERA)
2527                 gcap &= ~ICH6_GCAP_64OK;
2528
2529         /* allow 64bit DMA address if supported by H/W */
2530         if ((gcap & ICH6_GCAP_64OK) && !pci_set_dma_mask(pci, DMA_BIT_MASK(64)))
2531                 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(64));
2532         else {
2533                 pci_set_dma_mask(pci, DMA_BIT_MASK(32));
2534                 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(32));
2535         }
2536
2537         /* read number of streams from GCAP register instead of using
2538          * hardcoded value
2539          */
2540         chip->capture_streams = (gcap >> 8) & 0x0f;
2541         chip->playback_streams = (gcap >> 12) & 0x0f;
2542         if (!chip->playback_streams && !chip->capture_streams) {
2543                 /* gcap didn't give any info, switching to old method */
2544
2545                 switch (chip->driver_type) {
2546                 case AZX_DRIVER_ULI:
2547                         chip->playback_streams = ULI_NUM_PLAYBACK;
2548                         chip->capture_streams = ULI_NUM_CAPTURE;
2549                         break;
2550                 case AZX_DRIVER_ATIHDMI:
2551                         chip->playback_streams = ATIHDMI_NUM_PLAYBACK;
2552                         chip->capture_streams = ATIHDMI_NUM_CAPTURE;
2553                         break;
2554                 case AZX_DRIVER_GENERIC:
2555                 default:
2556                         chip->playback_streams = ICH6_NUM_PLAYBACK;
2557                         chip->capture_streams = ICH6_NUM_CAPTURE;
2558                         break;
2559                 }
2560         }
2561         chip->capture_index_offset = 0;
2562         chip->playback_index_offset = chip->capture_streams;
2563         chip->num_streams = chip->playback_streams + chip->capture_streams;
2564         chip->azx_dev = kcalloc(chip->num_streams, sizeof(*chip->azx_dev),
2565                                 GFP_KERNEL);
2566         if (!chip->azx_dev) {
2567                 snd_printk(KERN_ERR SFX "cannot malloc azx_dev\n");
2568                 goto errout;
2569         }
2570
2571         for (i = 0; i < chip->num_streams; i++) {
2572                 /* allocate memory for the BDL for each stream */
2573                 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
2574                                           snd_dma_pci_data(chip->pci),
2575                                           BDL_SIZE, &chip->azx_dev[i].bdl);
2576                 if (err < 0) {
2577                         snd_printk(KERN_ERR SFX "cannot allocate BDL\n");
2578                         goto errout;
2579                 }
2580         }
2581         /* allocate memory for the position buffer */
2582         err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
2583                                   snd_dma_pci_data(chip->pci),
2584                                   chip->num_streams * 8, &chip->posbuf);
2585         if (err < 0) {
2586                 snd_printk(KERN_ERR SFX "cannot allocate posbuf\n");
2587                 goto errout;
2588         }
2589         /* allocate CORB/RIRB */
2590         err = azx_alloc_cmd_io(chip);
2591         if (err < 0)
2592                 goto errout;
2593
2594         /* initialize streams */
2595         azx_init_stream(chip);
2596
2597         /* initialize chip */
2598         azx_init_pci(chip);
2599         azx_init_chip(chip, (probe_only[dev] & 2) == 0);
2600
2601         /* codec detection */
2602         if (!chip->codec_mask) {
2603                 snd_printk(KERN_ERR SFX "no codecs found!\n");
2604                 err = -ENODEV;
2605                 goto errout;
2606         }
2607
2608         err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops);
2609         if (err <0) {
2610                 snd_printk(KERN_ERR SFX "Error creating device [card]!\n");
2611                 goto errout;
2612         }
2613
2614         strcpy(card->driver, "HDA-Intel");
2615         strlcpy(card->shortname, driver_short_names[chip->driver_type],
2616                 sizeof(card->shortname));
2617         snprintf(card->longname, sizeof(card->longname),
2618                  "%s at 0x%lx irq %i",
2619                  card->shortname, chip->addr, chip->irq);
2620
2621         *rchip = chip;
2622         return 0;
2623
2624  errout:
2625         azx_free(chip);
2626         return err;
2627 }
2628
2629 static void power_down_all_codecs(struct azx *chip)
2630 {
2631 #ifdef CONFIG_SND_HDA_POWER_SAVE
2632         /* The codecs were powered up in snd_hda_codec_new().
2633          * Now all initialization done, so turn them down if possible
2634          */
2635         struct hda_codec *codec;
2636         list_for_each_entry(codec, &chip->bus->codec_list, list) {
2637                 snd_hda_power_down(codec);
2638         }
2639 #endif
2640 }
2641
2642 static int __devinit azx_probe(struct pci_dev *pci,
2643                                const struct pci_device_id *pci_id)
2644 {
2645         static int dev;
2646         struct snd_card *card;
2647         struct azx *chip;
2648         int err;
2649
2650         if (dev >= SNDRV_CARDS)
2651                 return -ENODEV;
2652         if (!enable[dev]) {
2653                 dev++;
2654                 return -ENOENT;
2655         }
2656
2657         err = snd_card_create(index[dev], id[dev], THIS_MODULE, 0, &card);
2658         if (err < 0) {
2659                 snd_printk(KERN_ERR SFX "Error creating card!\n");
2660                 return err;
2661         }
2662
2663         /* set this here since it's referred in snd_hda_load_patch() */
2664         snd_card_set_dev(card, &pci->dev);
2665
2666         err = azx_create(card, pci, dev, pci_id->driver_data, &chip);
2667         if (err < 0)
2668                 goto out_free;
2669         card->private_data = chip;
2670
2671 #ifdef CONFIG_SND_HDA_INPUT_BEEP
2672         chip->beep_mode = beep_mode[dev];
2673 #endif
2674
2675         /* create codec instances */
2676         err = azx_codec_create(chip, model[dev]);
2677         if (err < 0)
2678                 goto out_free;
2679 #ifdef CONFIG_SND_HDA_PATCH_LOADER
2680         if (patch[dev]) {
2681                 snd_printk(KERN_ERR SFX "Applying patch firmware '%s'\n",
2682                            patch[dev]);
2683                 err = snd_hda_load_patch(chip->bus, patch[dev]);
2684                 if (err < 0)
2685                         goto out_free;
2686         }
2687 #endif
2688         if ((probe_only[dev] & 1) == 0) {
2689                 err = azx_codec_configure(chip);
2690                 if (err < 0)
2691                         goto out_free;
2692         }
2693
2694         /* create PCM streams */
2695         err = snd_hda_build_pcms(chip->bus);
2696         if (err < 0)
2697                 goto out_free;
2698
2699         /* create mixer controls */
2700         err = azx_mixer_create(chip);
2701         if (err < 0)
2702                 goto out_free;
2703
2704         err = snd_card_register(card);
2705         if (err < 0)
2706                 goto out_free;
2707
2708         pci_set_drvdata(pci, card);
2709         chip->running = 1;
2710         power_down_all_codecs(chip);
2711         azx_notifier_register(chip);
2712
2713         dev++;
2714         return err;
2715 out_free:
2716         snd_card_free(card);
2717         return err;
2718 }
2719
2720 static void __devexit azx_remove(struct pci_dev *pci)
2721 {
2722         snd_card_free(pci_get_drvdata(pci));
2723         pci_set_drvdata(pci, NULL);
2724 }
2725
2726 /* PCI IDs */
2727 static DEFINE_PCI_DEVICE_TABLE(azx_ids) = {
2728         /* ICH 6..10 */
2729         { PCI_DEVICE(0x8086, 0x2668), .driver_data = AZX_DRIVER_ICH },
2730         { PCI_DEVICE(0x8086, 0x27d8), .driver_data = AZX_DRIVER_ICH },
2731         { PCI_DEVICE(0x8086, 0x269a), .driver_data = AZX_DRIVER_ICH },
2732         { PCI_DEVICE(0x8086, 0x284b), .driver_data = AZX_DRIVER_ICH },
2733         { PCI_DEVICE(0x8086, 0x2911), .driver_data = AZX_DRIVER_ICH },
2734         { PCI_DEVICE(0x8086, 0x293e), .driver_data = AZX_DRIVER_ICH },
2735         { PCI_DEVICE(0x8086, 0x293f), .driver_data = AZX_DRIVER_ICH },
2736         { PCI_DEVICE(0x8086, 0x3a3e), .driver_data = AZX_DRIVER_ICH },
2737         { PCI_DEVICE(0x8086, 0x3a6e), .driver_data = AZX_DRIVER_ICH },
2738         /* PCH */
2739         { PCI_DEVICE(0x8086, 0x3b56), .driver_data = AZX_DRIVER_ICH },
2740         { PCI_DEVICE(0x8086, 0x3b57), .driver_data = AZX_DRIVER_ICH },
2741         /* CPT */
2742         { PCI_DEVICE(0x8086, 0x1c20), .driver_data = AZX_DRIVER_PCH },
2743         /* SCH */
2744         { PCI_DEVICE(0x8086, 0x811b), .driver_data = AZX_DRIVER_SCH },
2745         /* ATI SB 450/600 */
2746         { PCI_DEVICE(0x1002, 0x437b), .driver_data = AZX_DRIVER_ATI },
2747         { PCI_DEVICE(0x1002, 0x4383), .driver_data = AZX_DRIVER_ATI },
2748         /* ATI HDMI */
2749         { PCI_DEVICE(0x1002, 0x793b), .driver_data = AZX_DRIVER_ATIHDMI },
2750         { PCI_DEVICE(0x1002, 0x7919), .driver_data = AZX_DRIVER_ATIHDMI },
2751         { PCI_DEVICE(0x1002, 0x960f), .driver_data = AZX_DRIVER_ATIHDMI },
2752         { PCI_DEVICE(0x1002, 0x970f), .driver_data = AZX_DRIVER_ATIHDMI },
2753         { PCI_DEVICE(0x1002, 0xaa00), .driver_data = AZX_DRIVER_ATIHDMI },
2754         { PCI_DEVICE(0x1002, 0xaa08), .driver_data = AZX_DRIVER_ATIHDMI },
2755         { PCI_DEVICE(0x1002, 0xaa10), .driver_data = AZX_DRIVER_ATIHDMI },
2756         { PCI_DEVICE(0x1002, 0xaa18), .driver_data = AZX_DRIVER_ATIHDMI },
2757         { PCI_DEVICE(0x1002, 0xaa20), .driver_data = AZX_DRIVER_ATIHDMI },
2758         { PCI_DEVICE(0x1002, 0xaa28), .driver_data = AZX_DRIVER_ATIHDMI },
2759         { PCI_DEVICE(0x1002, 0xaa30), .driver_data = AZX_DRIVER_ATIHDMI },
2760         { PCI_DEVICE(0x1002, 0xaa38), .driver_data = AZX_DRIVER_ATIHDMI },
2761         { PCI_DEVICE(0x1002, 0xaa40), .driver_data = AZX_DRIVER_ATIHDMI },
2762         { PCI_DEVICE(0x1002, 0xaa48), .driver_data = AZX_DRIVER_ATIHDMI },
2763         /* VIA VT8251/VT8237A */
2764         { PCI_DEVICE(0x1106, 0x3288), .driver_data = AZX_DRIVER_VIA },
2765         /* SIS966 */
2766         { PCI_DEVICE(0x1039, 0x7502), .driver_data = AZX_DRIVER_SIS },
2767         /* ULI M5461 */
2768         { PCI_DEVICE(0x10b9, 0x5461), .driver_data = AZX_DRIVER_ULI },
2769         /* NVIDIA MCP */
2770         { PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
2771           .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2772           .class_mask = 0xffffff,
2773           .driver_data = AZX_DRIVER_NVIDIA },
2774         /* Teradici */
2775         { PCI_DEVICE(0x6549, 0x1200), .driver_data = AZX_DRIVER_TERA },
2776         /* Creative X-Fi (CA0110-IBG) */
2777 #if !defined(CONFIG_SND_CTXFI) && !defined(CONFIG_SND_CTXFI_MODULE)
2778         /* the following entry conflicts with snd-ctxfi driver,
2779          * as ctxfi driver mutates from HD-audio to native mode with
2780          * a special command sequence.
2781          */
2782         { PCI_DEVICE(PCI_VENDOR_ID_CREATIVE, PCI_ANY_ID),
2783           .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2784           .class_mask = 0xffffff,
2785           .driver_data = AZX_DRIVER_GENERIC },
2786 #else
2787         /* this entry seems still valid -- i.e. without emu20kx chip */
2788         { PCI_DEVICE(0x1102, 0x0009), .driver_data = AZX_DRIVER_GENERIC },
2789 #endif
2790         /* AMD/ATI Generic, PCI class code and Vendor ID for HD Audio */
2791         { PCI_DEVICE(PCI_VENDOR_ID_ATI, PCI_ANY_ID),
2792           .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2793           .class_mask = 0xffffff,
2794           .driver_data = AZX_DRIVER_GENERIC },
2795         { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_ANY_ID),
2796           .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2797           .class_mask = 0xffffff,
2798           .driver_data = AZX_DRIVER_GENERIC },
2799         { 0, }
2800 };
2801 MODULE_DEVICE_TABLE(pci, azx_ids);
2802
2803 /* pci_driver definition */
2804 static struct pci_driver driver = {
2805         .name = "HDA Intel",
2806         .id_table = azx_ids,
2807         .probe = azx_probe,
2808         .remove = __devexit_p(azx_remove),
2809 #ifdef CONFIG_PM
2810         .suspend = azx_suspend,
2811         .resume = azx_resume,
2812 #endif
2813 };
2814
2815 static int __init alsa_card_azx_init(void)
2816 {
2817         return pci_register_driver(&driver);
2818 }
2819
2820 static void __exit alsa_card_azx_exit(void)
2821 {
2822         pci_unregister_driver(&driver);
2823 }
2824
2825 module_init(alsa_card_azx_init)
2826 module_exit(alsa_card_azx_exit)