KVM: VMX: refactor/fix IRQ and NMI injectability determination
[linux-2.6.git] / arch / x86 / kvm / vmx.c
1 /*
2  * Kernel-based Virtual Machine driver for Linux
3  *
4  * This module enables machines with Intel VT-x extensions to run virtual
5  * machines without emulation or binary translation.
6  *
7  * Copyright (C) 2006 Qumranet, Inc.
8  *
9  * Authors:
10  *   Avi Kivity   <avi@qumranet.com>
11  *   Yaniv Kamay  <yaniv@qumranet.com>
12  *
13  * This work is licensed under the terms of the GNU GPL, version 2.  See
14  * the COPYING file in the top-level directory.
15  *
16  */
17
18 #include "irq.h"
19 #include "vmx.h"
20 #include "mmu.h"
21
22 #include <linux/kvm_host.h>
23 #include <linux/module.h>
24 #include <linux/kernel.h>
25 #include <linux/mm.h>
26 #include <linux/highmem.h>
27 #include <linux/sched.h>
28 #include <linux/moduleparam.h>
29 #include "kvm_cache_regs.h"
30 #include "x86.h"
31
32 #include <asm/io.h>
33 #include <asm/desc.h>
34
35 #define __ex(x) __kvm_handle_fault_on_reboot(x)
36
37 MODULE_AUTHOR("Qumranet");
38 MODULE_LICENSE("GPL");
39
40 static int bypass_guest_pf = 1;
41 module_param(bypass_guest_pf, bool, 0);
42
43 static int enable_vpid = 1;
44 module_param(enable_vpid, bool, 0);
45
46 static int flexpriority_enabled = 1;
47 module_param(flexpriority_enabled, bool, 0);
48
49 static int enable_ept = 1;
50 module_param(enable_ept, bool, 0);
51
52 static int emulate_invalid_guest_state = 0;
53 module_param(emulate_invalid_guest_state, bool, 0);
54
55 struct vmcs {
56         u32 revision_id;
57         u32 abort;
58         char data[0];
59 };
60
61 struct vcpu_vmx {
62         struct kvm_vcpu       vcpu;
63         struct list_head      local_vcpus_link;
64         unsigned long         host_rsp;
65         int                   launched;
66         u8                    fail;
67         u32                   idt_vectoring_info;
68         struct kvm_msr_entry *guest_msrs;
69         struct kvm_msr_entry *host_msrs;
70         int                   nmsrs;
71         int                   save_nmsrs;
72         int                   msr_offset_efer;
73 #ifdef CONFIG_X86_64
74         int                   msr_offset_kernel_gs_base;
75 #endif
76         struct vmcs          *vmcs;
77         struct {
78                 int           loaded;
79                 u16           fs_sel, gs_sel, ldt_sel;
80                 int           gs_ldt_reload_needed;
81                 int           fs_reload_needed;
82                 int           guest_efer_loaded;
83         } host_state;
84         struct {
85                 struct {
86                         bool pending;
87                         u8 vector;
88                         unsigned rip;
89                 } irq;
90         } rmode;
91         int vpid;
92         bool emulation_required;
93 };
94
95 static inline struct vcpu_vmx *to_vmx(struct kvm_vcpu *vcpu)
96 {
97         return container_of(vcpu, struct vcpu_vmx, vcpu);
98 }
99
100 static int init_rmode(struct kvm *kvm);
101 static u64 construct_eptp(unsigned long root_hpa);
102
103 static DEFINE_PER_CPU(struct vmcs *, vmxarea);
104 static DEFINE_PER_CPU(struct vmcs *, current_vmcs);
105 static DEFINE_PER_CPU(struct list_head, vcpus_on_cpu);
106
107 static struct page *vmx_io_bitmap_a;
108 static struct page *vmx_io_bitmap_b;
109 static struct page *vmx_msr_bitmap;
110
111 static DECLARE_BITMAP(vmx_vpid_bitmap, VMX_NR_VPIDS);
112 static DEFINE_SPINLOCK(vmx_vpid_lock);
113
114 static struct vmcs_config {
115         int size;
116         int order;
117         u32 revision_id;
118         u32 pin_based_exec_ctrl;
119         u32 cpu_based_exec_ctrl;
120         u32 cpu_based_2nd_exec_ctrl;
121         u32 vmexit_ctrl;
122         u32 vmentry_ctrl;
123 } vmcs_config;
124
125 struct vmx_capability {
126         u32 ept;
127         u32 vpid;
128 } vmx_capability;
129
130 #define VMX_SEGMENT_FIELD(seg)                                  \
131         [VCPU_SREG_##seg] = {                                   \
132                 .selector = GUEST_##seg##_SELECTOR,             \
133                 .base = GUEST_##seg##_BASE,                     \
134                 .limit = GUEST_##seg##_LIMIT,                   \
135                 .ar_bytes = GUEST_##seg##_AR_BYTES,             \
136         }
137
138 static struct kvm_vmx_segment_field {
139         unsigned selector;
140         unsigned base;
141         unsigned limit;
142         unsigned ar_bytes;
143 } kvm_vmx_segment_fields[] = {
144         VMX_SEGMENT_FIELD(CS),
145         VMX_SEGMENT_FIELD(DS),
146         VMX_SEGMENT_FIELD(ES),
147         VMX_SEGMENT_FIELD(FS),
148         VMX_SEGMENT_FIELD(GS),
149         VMX_SEGMENT_FIELD(SS),
150         VMX_SEGMENT_FIELD(TR),
151         VMX_SEGMENT_FIELD(LDTR),
152 };
153
154 /*
155  * Keep MSR_K6_STAR at the end, as setup_msrs() will try to optimize it
156  * away by decrementing the array size.
157  */
158 static const u32 vmx_msr_index[] = {
159 #ifdef CONFIG_X86_64
160         MSR_SYSCALL_MASK, MSR_LSTAR, MSR_CSTAR, MSR_KERNEL_GS_BASE,
161 #endif
162         MSR_EFER, MSR_K6_STAR,
163 };
164 #define NR_VMX_MSR ARRAY_SIZE(vmx_msr_index)
165
166 static void load_msrs(struct kvm_msr_entry *e, int n)
167 {
168         int i;
169
170         for (i = 0; i < n; ++i)
171                 wrmsrl(e[i].index, e[i].data);
172 }
173
174 static void save_msrs(struct kvm_msr_entry *e, int n)
175 {
176         int i;
177
178         for (i = 0; i < n; ++i)
179                 rdmsrl(e[i].index, e[i].data);
180 }
181
182 static inline int is_page_fault(u32 intr_info)
183 {
184         return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
185                              INTR_INFO_VALID_MASK)) ==
186                 (INTR_TYPE_EXCEPTION | PF_VECTOR | INTR_INFO_VALID_MASK);
187 }
188
189 static inline int is_no_device(u32 intr_info)
190 {
191         return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
192                              INTR_INFO_VALID_MASK)) ==
193                 (INTR_TYPE_EXCEPTION | NM_VECTOR | INTR_INFO_VALID_MASK);
194 }
195
196 static inline int is_invalid_opcode(u32 intr_info)
197 {
198         return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
199                              INTR_INFO_VALID_MASK)) ==
200                 (INTR_TYPE_EXCEPTION | UD_VECTOR | INTR_INFO_VALID_MASK);
201 }
202
203 static inline int is_external_interrupt(u32 intr_info)
204 {
205         return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VALID_MASK))
206                 == (INTR_TYPE_EXT_INTR | INTR_INFO_VALID_MASK);
207 }
208
209 static inline int cpu_has_vmx_msr_bitmap(void)
210 {
211         return (vmcs_config.cpu_based_exec_ctrl & CPU_BASED_USE_MSR_BITMAPS);
212 }
213
214 static inline int cpu_has_vmx_tpr_shadow(void)
215 {
216         return (vmcs_config.cpu_based_exec_ctrl & CPU_BASED_TPR_SHADOW);
217 }
218
219 static inline int vm_need_tpr_shadow(struct kvm *kvm)
220 {
221         return ((cpu_has_vmx_tpr_shadow()) && (irqchip_in_kernel(kvm)));
222 }
223
224 static inline int cpu_has_secondary_exec_ctrls(void)
225 {
226         return (vmcs_config.cpu_based_exec_ctrl &
227                 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS);
228 }
229
230 static inline bool cpu_has_vmx_virtualize_apic_accesses(void)
231 {
232         return flexpriority_enabled
233                 && (vmcs_config.cpu_based_2nd_exec_ctrl &
234                     SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES);
235 }
236
237 static inline int cpu_has_vmx_invept_individual_addr(void)
238 {
239         return (!!(vmx_capability.ept & VMX_EPT_EXTENT_INDIVIDUAL_BIT));
240 }
241
242 static inline int cpu_has_vmx_invept_context(void)
243 {
244         return (!!(vmx_capability.ept & VMX_EPT_EXTENT_CONTEXT_BIT));
245 }
246
247 static inline int cpu_has_vmx_invept_global(void)
248 {
249         return (!!(vmx_capability.ept & VMX_EPT_EXTENT_GLOBAL_BIT));
250 }
251
252 static inline int cpu_has_vmx_ept(void)
253 {
254         return (vmcs_config.cpu_based_2nd_exec_ctrl &
255                 SECONDARY_EXEC_ENABLE_EPT);
256 }
257
258 static inline int vm_need_ept(void)
259 {
260         return (cpu_has_vmx_ept() && enable_ept);
261 }
262
263 static inline int vm_need_virtualize_apic_accesses(struct kvm *kvm)
264 {
265         return ((cpu_has_vmx_virtualize_apic_accesses()) &&
266                 (irqchip_in_kernel(kvm)));
267 }
268
269 static inline int cpu_has_vmx_vpid(void)
270 {
271         return (vmcs_config.cpu_based_2nd_exec_ctrl &
272                 SECONDARY_EXEC_ENABLE_VPID);
273 }
274
275 static inline int cpu_has_virtual_nmis(void)
276 {
277         return vmcs_config.pin_based_exec_ctrl & PIN_BASED_VIRTUAL_NMIS;
278 }
279
280 static int __find_msr_index(struct vcpu_vmx *vmx, u32 msr)
281 {
282         int i;
283
284         for (i = 0; i < vmx->nmsrs; ++i)
285                 if (vmx->guest_msrs[i].index == msr)
286                         return i;
287         return -1;
288 }
289
290 static inline void __invvpid(int ext, u16 vpid, gva_t gva)
291 {
292     struct {
293         u64 vpid : 16;
294         u64 rsvd : 48;
295         u64 gva;
296     } operand = { vpid, 0, gva };
297
298     asm volatile (__ex(ASM_VMX_INVVPID)
299                   /* CF==1 or ZF==1 --> rc = -1 */
300                   "; ja 1f ; ud2 ; 1:"
301                   : : "a"(&operand), "c"(ext) : "cc", "memory");
302 }
303
304 static inline void __invept(int ext, u64 eptp, gpa_t gpa)
305 {
306         struct {
307                 u64 eptp, gpa;
308         } operand = {eptp, gpa};
309
310         asm volatile (__ex(ASM_VMX_INVEPT)
311                         /* CF==1 or ZF==1 --> rc = -1 */
312                         "; ja 1f ; ud2 ; 1:\n"
313                         : : "a" (&operand), "c" (ext) : "cc", "memory");
314 }
315
316 static struct kvm_msr_entry *find_msr_entry(struct vcpu_vmx *vmx, u32 msr)
317 {
318         int i;
319
320         i = __find_msr_index(vmx, msr);
321         if (i >= 0)
322                 return &vmx->guest_msrs[i];
323         return NULL;
324 }
325
326 static void vmcs_clear(struct vmcs *vmcs)
327 {
328         u64 phys_addr = __pa(vmcs);
329         u8 error;
330
331         asm volatile (__ex(ASM_VMX_VMCLEAR_RAX) "; setna %0"
332                       : "=g"(error) : "a"(&phys_addr), "m"(phys_addr)
333                       : "cc", "memory");
334         if (error)
335                 printk(KERN_ERR "kvm: vmclear fail: %p/%llx\n",
336                        vmcs, phys_addr);
337 }
338
339 static void __vcpu_clear(void *arg)
340 {
341         struct vcpu_vmx *vmx = arg;
342         int cpu = raw_smp_processor_id();
343
344         if (vmx->vcpu.cpu == cpu)
345                 vmcs_clear(vmx->vmcs);
346         if (per_cpu(current_vmcs, cpu) == vmx->vmcs)
347                 per_cpu(current_vmcs, cpu) = NULL;
348         rdtscll(vmx->vcpu.arch.host_tsc);
349         list_del(&vmx->local_vcpus_link);
350         vmx->vcpu.cpu = -1;
351         vmx->launched = 0;
352 }
353
354 static void vcpu_clear(struct vcpu_vmx *vmx)
355 {
356         if (vmx->vcpu.cpu == -1)
357                 return;
358         smp_call_function_single(vmx->vcpu.cpu, __vcpu_clear, vmx, 1);
359 }
360
361 static inline void vpid_sync_vcpu_all(struct vcpu_vmx *vmx)
362 {
363         if (vmx->vpid == 0)
364                 return;
365
366         __invvpid(VMX_VPID_EXTENT_SINGLE_CONTEXT, vmx->vpid, 0);
367 }
368
369 static inline void ept_sync_global(void)
370 {
371         if (cpu_has_vmx_invept_global())
372                 __invept(VMX_EPT_EXTENT_GLOBAL, 0, 0);
373 }
374
375 static inline void ept_sync_context(u64 eptp)
376 {
377         if (vm_need_ept()) {
378                 if (cpu_has_vmx_invept_context())
379                         __invept(VMX_EPT_EXTENT_CONTEXT, eptp, 0);
380                 else
381                         ept_sync_global();
382         }
383 }
384
385 static inline void ept_sync_individual_addr(u64 eptp, gpa_t gpa)
386 {
387         if (vm_need_ept()) {
388                 if (cpu_has_vmx_invept_individual_addr())
389                         __invept(VMX_EPT_EXTENT_INDIVIDUAL_ADDR,
390                                         eptp, gpa);
391                 else
392                         ept_sync_context(eptp);
393         }
394 }
395
396 static unsigned long vmcs_readl(unsigned long field)
397 {
398         unsigned long value;
399
400         asm volatile (__ex(ASM_VMX_VMREAD_RDX_RAX)
401                       : "=a"(value) : "d"(field) : "cc");
402         return value;
403 }
404
405 static u16 vmcs_read16(unsigned long field)
406 {
407         return vmcs_readl(field);
408 }
409
410 static u32 vmcs_read32(unsigned long field)
411 {
412         return vmcs_readl(field);
413 }
414
415 static u64 vmcs_read64(unsigned long field)
416 {
417 #ifdef CONFIG_X86_64
418         return vmcs_readl(field);
419 #else
420         return vmcs_readl(field) | ((u64)vmcs_readl(field+1) << 32);
421 #endif
422 }
423
424 static noinline void vmwrite_error(unsigned long field, unsigned long value)
425 {
426         printk(KERN_ERR "vmwrite error: reg %lx value %lx (err %d)\n",
427                field, value, vmcs_read32(VM_INSTRUCTION_ERROR));
428         dump_stack();
429 }
430
431 static void vmcs_writel(unsigned long field, unsigned long value)
432 {
433         u8 error;
434
435         asm volatile (__ex(ASM_VMX_VMWRITE_RAX_RDX) "; setna %0"
436                        : "=q"(error) : "a"(value), "d"(field) : "cc");
437         if (unlikely(error))
438                 vmwrite_error(field, value);
439 }
440
441 static void vmcs_write16(unsigned long field, u16 value)
442 {
443         vmcs_writel(field, value);
444 }
445
446 static void vmcs_write32(unsigned long field, u32 value)
447 {
448         vmcs_writel(field, value);
449 }
450
451 static void vmcs_write64(unsigned long field, u64 value)
452 {
453         vmcs_writel(field, value);
454 #ifndef CONFIG_X86_64
455         asm volatile ("");
456         vmcs_writel(field+1, value >> 32);
457 #endif
458 }
459
460 static void vmcs_clear_bits(unsigned long field, u32 mask)
461 {
462         vmcs_writel(field, vmcs_readl(field) & ~mask);
463 }
464
465 static void vmcs_set_bits(unsigned long field, u32 mask)
466 {
467         vmcs_writel(field, vmcs_readl(field) | mask);
468 }
469
470 static void update_exception_bitmap(struct kvm_vcpu *vcpu)
471 {
472         u32 eb;
473
474         eb = (1u << PF_VECTOR) | (1u << UD_VECTOR);
475         if (!vcpu->fpu_active)
476                 eb |= 1u << NM_VECTOR;
477         if (vcpu->guest_debug.enabled)
478                 eb |= 1u << DB_VECTOR;
479         if (vcpu->arch.rmode.active)
480                 eb = ~0;
481         if (vm_need_ept())
482                 eb &= ~(1u << PF_VECTOR); /* bypass_guest_pf = 0 */
483         vmcs_write32(EXCEPTION_BITMAP, eb);
484 }
485
486 static void reload_tss(void)
487 {
488         /*
489          * VT restores TR but not its size.  Useless.
490          */
491         struct descriptor_table gdt;
492         struct desc_struct *descs;
493
494         kvm_get_gdt(&gdt);
495         descs = (void *)gdt.base;
496         descs[GDT_ENTRY_TSS].type = 9; /* available TSS */
497         load_TR_desc();
498 }
499
500 static void load_transition_efer(struct vcpu_vmx *vmx)
501 {
502         int efer_offset = vmx->msr_offset_efer;
503         u64 host_efer = vmx->host_msrs[efer_offset].data;
504         u64 guest_efer = vmx->guest_msrs[efer_offset].data;
505         u64 ignore_bits;
506
507         if (efer_offset < 0)
508                 return;
509         /*
510          * NX is emulated; LMA and LME handled by hardware; SCE meaninless
511          * outside long mode
512          */
513         ignore_bits = EFER_NX | EFER_SCE;
514 #ifdef CONFIG_X86_64
515         ignore_bits |= EFER_LMA | EFER_LME;
516         /* SCE is meaningful only in long mode on Intel */
517         if (guest_efer & EFER_LMA)
518                 ignore_bits &= ~(u64)EFER_SCE;
519 #endif
520         if ((guest_efer & ~ignore_bits) == (host_efer & ~ignore_bits))
521                 return;
522
523         vmx->host_state.guest_efer_loaded = 1;
524         guest_efer &= ~ignore_bits;
525         guest_efer |= host_efer & ignore_bits;
526         wrmsrl(MSR_EFER, guest_efer);
527         vmx->vcpu.stat.efer_reload++;
528 }
529
530 static void reload_host_efer(struct vcpu_vmx *vmx)
531 {
532         if (vmx->host_state.guest_efer_loaded) {
533                 vmx->host_state.guest_efer_loaded = 0;
534                 load_msrs(vmx->host_msrs + vmx->msr_offset_efer, 1);
535         }
536 }
537
538 static void vmx_save_host_state(struct kvm_vcpu *vcpu)
539 {
540         struct vcpu_vmx *vmx = to_vmx(vcpu);
541
542         if (vmx->host_state.loaded)
543                 return;
544
545         vmx->host_state.loaded = 1;
546         /*
547          * Set host fs and gs selectors.  Unfortunately, 22.2.3 does not
548          * allow segment selectors with cpl > 0 or ti == 1.
549          */
550         vmx->host_state.ldt_sel = kvm_read_ldt();
551         vmx->host_state.gs_ldt_reload_needed = vmx->host_state.ldt_sel;
552         vmx->host_state.fs_sel = kvm_read_fs();
553         if (!(vmx->host_state.fs_sel & 7)) {
554                 vmcs_write16(HOST_FS_SELECTOR, vmx->host_state.fs_sel);
555                 vmx->host_state.fs_reload_needed = 0;
556         } else {
557                 vmcs_write16(HOST_FS_SELECTOR, 0);
558                 vmx->host_state.fs_reload_needed = 1;
559         }
560         vmx->host_state.gs_sel = kvm_read_gs();
561         if (!(vmx->host_state.gs_sel & 7))
562                 vmcs_write16(HOST_GS_SELECTOR, vmx->host_state.gs_sel);
563         else {
564                 vmcs_write16(HOST_GS_SELECTOR, 0);
565                 vmx->host_state.gs_ldt_reload_needed = 1;
566         }
567
568 #ifdef CONFIG_X86_64
569         vmcs_writel(HOST_FS_BASE, read_msr(MSR_FS_BASE));
570         vmcs_writel(HOST_GS_BASE, read_msr(MSR_GS_BASE));
571 #else
572         vmcs_writel(HOST_FS_BASE, segment_base(vmx->host_state.fs_sel));
573         vmcs_writel(HOST_GS_BASE, segment_base(vmx->host_state.gs_sel));
574 #endif
575
576 #ifdef CONFIG_X86_64
577         if (is_long_mode(&vmx->vcpu))
578                 save_msrs(vmx->host_msrs +
579                           vmx->msr_offset_kernel_gs_base, 1);
580
581 #endif
582         load_msrs(vmx->guest_msrs, vmx->save_nmsrs);
583         load_transition_efer(vmx);
584 }
585
586 static void __vmx_load_host_state(struct vcpu_vmx *vmx)
587 {
588         unsigned long flags;
589
590         if (!vmx->host_state.loaded)
591                 return;
592
593         ++vmx->vcpu.stat.host_state_reload;
594         vmx->host_state.loaded = 0;
595         if (vmx->host_state.fs_reload_needed)
596                 kvm_load_fs(vmx->host_state.fs_sel);
597         if (vmx->host_state.gs_ldt_reload_needed) {
598                 kvm_load_ldt(vmx->host_state.ldt_sel);
599                 /*
600                  * If we have to reload gs, we must take care to
601                  * preserve our gs base.
602                  */
603                 local_irq_save(flags);
604                 kvm_load_gs(vmx->host_state.gs_sel);
605 #ifdef CONFIG_X86_64
606                 wrmsrl(MSR_GS_BASE, vmcs_readl(HOST_GS_BASE));
607 #endif
608                 local_irq_restore(flags);
609         }
610         reload_tss();
611         save_msrs(vmx->guest_msrs, vmx->save_nmsrs);
612         load_msrs(vmx->host_msrs, vmx->save_nmsrs);
613         reload_host_efer(vmx);
614 }
615
616 static void vmx_load_host_state(struct vcpu_vmx *vmx)
617 {
618         preempt_disable();
619         __vmx_load_host_state(vmx);
620         preempt_enable();
621 }
622
623 /*
624  * Switches to specified vcpu, until a matching vcpu_put(), but assumes
625  * vcpu mutex is already taken.
626  */
627 static void vmx_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
628 {
629         struct vcpu_vmx *vmx = to_vmx(vcpu);
630         u64 phys_addr = __pa(vmx->vmcs);
631         u64 tsc_this, delta, new_offset;
632
633         if (vcpu->cpu != cpu) {
634                 vcpu_clear(vmx);
635                 kvm_migrate_timers(vcpu);
636                 vpid_sync_vcpu_all(vmx);
637                 local_irq_disable();
638                 list_add(&vmx->local_vcpus_link,
639                          &per_cpu(vcpus_on_cpu, cpu));
640                 local_irq_enable();
641         }
642
643         if (per_cpu(current_vmcs, cpu) != vmx->vmcs) {
644                 u8 error;
645
646                 per_cpu(current_vmcs, cpu) = vmx->vmcs;
647                 asm volatile (__ex(ASM_VMX_VMPTRLD_RAX) "; setna %0"
648                               : "=g"(error) : "a"(&phys_addr), "m"(phys_addr)
649                               : "cc");
650                 if (error)
651                         printk(KERN_ERR "kvm: vmptrld %p/%llx fail\n",
652                                vmx->vmcs, phys_addr);
653         }
654
655         if (vcpu->cpu != cpu) {
656                 struct descriptor_table dt;
657                 unsigned long sysenter_esp;
658
659                 vcpu->cpu = cpu;
660                 /*
661                  * Linux uses per-cpu TSS and GDT, so set these when switching
662                  * processors.
663                  */
664                 vmcs_writel(HOST_TR_BASE, kvm_read_tr_base()); /* 22.2.4 */
665                 kvm_get_gdt(&dt);
666                 vmcs_writel(HOST_GDTR_BASE, dt.base);   /* 22.2.4 */
667
668                 rdmsrl(MSR_IA32_SYSENTER_ESP, sysenter_esp);
669                 vmcs_writel(HOST_IA32_SYSENTER_ESP, sysenter_esp); /* 22.2.3 */
670
671                 /*
672                  * Make sure the time stamp counter is monotonous.
673                  */
674                 rdtscll(tsc_this);
675                 if (tsc_this < vcpu->arch.host_tsc) {
676                         delta = vcpu->arch.host_tsc - tsc_this;
677                         new_offset = vmcs_read64(TSC_OFFSET) + delta;
678                         vmcs_write64(TSC_OFFSET, new_offset);
679                 }
680         }
681 }
682
683 static void vmx_vcpu_put(struct kvm_vcpu *vcpu)
684 {
685         __vmx_load_host_state(to_vmx(vcpu));
686 }
687
688 static void vmx_fpu_activate(struct kvm_vcpu *vcpu)
689 {
690         if (vcpu->fpu_active)
691                 return;
692         vcpu->fpu_active = 1;
693         vmcs_clear_bits(GUEST_CR0, X86_CR0_TS);
694         if (vcpu->arch.cr0 & X86_CR0_TS)
695                 vmcs_set_bits(GUEST_CR0, X86_CR0_TS);
696         update_exception_bitmap(vcpu);
697 }
698
699 static void vmx_fpu_deactivate(struct kvm_vcpu *vcpu)
700 {
701         if (!vcpu->fpu_active)
702                 return;
703         vcpu->fpu_active = 0;
704         vmcs_set_bits(GUEST_CR0, X86_CR0_TS);
705         update_exception_bitmap(vcpu);
706 }
707
708 static unsigned long vmx_get_rflags(struct kvm_vcpu *vcpu)
709 {
710         return vmcs_readl(GUEST_RFLAGS);
711 }
712
713 static void vmx_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
714 {
715         if (vcpu->arch.rmode.active)
716                 rflags |= X86_EFLAGS_IOPL | X86_EFLAGS_VM;
717         vmcs_writel(GUEST_RFLAGS, rflags);
718 }
719
720 static void skip_emulated_instruction(struct kvm_vcpu *vcpu)
721 {
722         unsigned long rip;
723         u32 interruptibility;
724
725         rip = kvm_rip_read(vcpu);
726         rip += vmcs_read32(VM_EXIT_INSTRUCTION_LEN);
727         kvm_rip_write(vcpu, rip);
728
729         /*
730          * We emulated an instruction, so temporary interrupt blocking
731          * should be removed, if set.
732          */
733         interruptibility = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO);
734         if (interruptibility & 3)
735                 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO,
736                              interruptibility & ~3);
737         vcpu->arch.interrupt_window_open = 1;
738 }
739
740 static void vmx_queue_exception(struct kvm_vcpu *vcpu, unsigned nr,
741                                 bool has_error_code, u32 error_code)
742 {
743         struct vcpu_vmx *vmx = to_vmx(vcpu);
744
745         if (has_error_code)
746                 vmcs_write32(VM_ENTRY_EXCEPTION_ERROR_CODE, error_code);
747
748         if (vcpu->arch.rmode.active) {
749                 vmx->rmode.irq.pending = true;
750                 vmx->rmode.irq.vector = nr;
751                 vmx->rmode.irq.rip = kvm_rip_read(vcpu);
752                 if (nr == BP_VECTOR)
753                         vmx->rmode.irq.rip++;
754                 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
755                              nr | INTR_TYPE_SOFT_INTR
756                              | (has_error_code ? INTR_INFO_DELIVER_CODE_MASK : 0)
757                              | INTR_INFO_VALID_MASK);
758                 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
759                 kvm_rip_write(vcpu, vmx->rmode.irq.rip - 1);
760                 return;
761         }
762
763         vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
764                      nr | INTR_TYPE_EXCEPTION
765                      | (has_error_code ? INTR_INFO_DELIVER_CODE_MASK : 0)
766                      | INTR_INFO_VALID_MASK);
767 }
768
769 static bool vmx_exception_injected(struct kvm_vcpu *vcpu)
770 {
771         return false;
772 }
773
774 /*
775  * Swap MSR entry in host/guest MSR entry array.
776  */
777 #ifdef CONFIG_X86_64
778 static void move_msr_up(struct vcpu_vmx *vmx, int from, int to)
779 {
780         struct kvm_msr_entry tmp;
781
782         tmp = vmx->guest_msrs[to];
783         vmx->guest_msrs[to] = vmx->guest_msrs[from];
784         vmx->guest_msrs[from] = tmp;
785         tmp = vmx->host_msrs[to];
786         vmx->host_msrs[to] = vmx->host_msrs[from];
787         vmx->host_msrs[from] = tmp;
788 }
789 #endif
790
791 /*
792  * Set up the vmcs to automatically save and restore system
793  * msrs.  Don't touch the 64-bit msrs if the guest is in legacy
794  * mode, as fiddling with msrs is very expensive.
795  */
796 static void setup_msrs(struct vcpu_vmx *vmx)
797 {
798         int save_nmsrs;
799
800         vmx_load_host_state(vmx);
801         save_nmsrs = 0;
802 #ifdef CONFIG_X86_64
803         if (is_long_mode(&vmx->vcpu)) {
804                 int index;
805
806                 index = __find_msr_index(vmx, MSR_SYSCALL_MASK);
807                 if (index >= 0)
808                         move_msr_up(vmx, index, save_nmsrs++);
809                 index = __find_msr_index(vmx, MSR_LSTAR);
810                 if (index >= 0)
811                         move_msr_up(vmx, index, save_nmsrs++);
812                 index = __find_msr_index(vmx, MSR_CSTAR);
813                 if (index >= 0)
814                         move_msr_up(vmx, index, save_nmsrs++);
815                 index = __find_msr_index(vmx, MSR_KERNEL_GS_BASE);
816                 if (index >= 0)
817                         move_msr_up(vmx, index, save_nmsrs++);
818                 /*
819                  * MSR_K6_STAR is only needed on long mode guests, and only
820                  * if efer.sce is enabled.
821                  */
822                 index = __find_msr_index(vmx, MSR_K6_STAR);
823                 if ((index >= 0) && (vmx->vcpu.arch.shadow_efer & EFER_SCE))
824                         move_msr_up(vmx, index, save_nmsrs++);
825         }
826 #endif
827         vmx->save_nmsrs = save_nmsrs;
828
829 #ifdef CONFIG_X86_64
830         vmx->msr_offset_kernel_gs_base =
831                 __find_msr_index(vmx, MSR_KERNEL_GS_BASE);
832 #endif
833         vmx->msr_offset_efer = __find_msr_index(vmx, MSR_EFER);
834 }
835
836 /*
837  * reads and returns guest's timestamp counter "register"
838  * guest_tsc = host_tsc + tsc_offset    -- 21.3
839  */
840 static u64 guest_read_tsc(void)
841 {
842         u64 host_tsc, tsc_offset;
843
844         rdtscll(host_tsc);
845         tsc_offset = vmcs_read64(TSC_OFFSET);
846         return host_tsc + tsc_offset;
847 }
848
849 /*
850  * writes 'guest_tsc' into guest's timestamp counter "register"
851  * guest_tsc = host_tsc + tsc_offset ==> tsc_offset = guest_tsc - host_tsc
852  */
853 static void guest_write_tsc(u64 guest_tsc)
854 {
855         u64 host_tsc;
856
857         rdtscll(host_tsc);
858         vmcs_write64(TSC_OFFSET, guest_tsc - host_tsc);
859 }
860
861 /*
862  * Reads an msr value (of 'msr_index') into 'pdata'.
863  * Returns 0 on success, non-0 otherwise.
864  * Assumes vcpu_load() was already called.
865  */
866 static int vmx_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata)
867 {
868         u64 data;
869         struct kvm_msr_entry *msr;
870
871         if (!pdata) {
872                 printk(KERN_ERR "BUG: get_msr called with NULL pdata\n");
873                 return -EINVAL;
874         }
875
876         switch (msr_index) {
877 #ifdef CONFIG_X86_64
878         case MSR_FS_BASE:
879                 data = vmcs_readl(GUEST_FS_BASE);
880                 break;
881         case MSR_GS_BASE:
882                 data = vmcs_readl(GUEST_GS_BASE);
883                 break;
884         case MSR_EFER:
885                 return kvm_get_msr_common(vcpu, msr_index, pdata);
886 #endif
887         case MSR_IA32_TIME_STAMP_COUNTER:
888                 data = guest_read_tsc();
889                 break;
890         case MSR_IA32_SYSENTER_CS:
891                 data = vmcs_read32(GUEST_SYSENTER_CS);
892                 break;
893         case MSR_IA32_SYSENTER_EIP:
894                 data = vmcs_readl(GUEST_SYSENTER_EIP);
895                 break;
896         case MSR_IA32_SYSENTER_ESP:
897                 data = vmcs_readl(GUEST_SYSENTER_ESP);
898                 break;
899         default:
900                 msr = find_msr_entry(to_vmx(vcpu), msr_index);
901                 if (msr) {
902                         data = msr->data;
903                         break;
904                 }
905                 return kvm_get_msr_common(vcpu, msr_index, pdata);
906         }
907
908         *pdata = data;
909         return 0;
910 }
911
912 /*
913  * Writes msr value into into the appropriate "register".
914  * Returns 0 on success, non-0 otherwise.
915  * Assumes vcpu_load() was already called.
916  */
917 static int vmx_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data)
918 {
919         struct vcpu_vmx *vmx = to_vmx(vcpu);
920         struct kvm_msr_entry *msr;
921         int ret = 0;
922
923         switch (msr_index) {
924 #ifdef CONFIG_X86_64
925         case MSR_EFER:
926                 vmx_load_host_state(vmx);
927                 ret = kvm_set_msr_common(vcpu, msr_index, data);
928                 break;
929         case MSR_FS_BASE:
930                 vmcs_writel(GUEST_FS_BASE, data);
931                 break;
932         case MSR_GS_BASE:
933                 vmcs_writel(GUEST_GS_BASE, data);
934                 break;
935 #endif
936         case MSR_IA32_SYSENTER_CS:
937                 vmcs_write32(GUEST_SYSENTER_CS, data);
938                 break;
939         case MSR_IA32_SYSENTER_EIP:
940                 vmcs_writel(GUEST_SYSENTER_EIP, data);
941                 break;
942         case MSR_IA32_SYSENTER_ESP:
943                 vmcs_writel(GUEST_SYSENTER_ESP, data);
944                 break;
945         case MSR_IA32_TIME_STAMP_COUNTER:
946                 guest_write_tsc(data);
947                 break;
948         case MSR_P6_PERFCTR0:
949         case MSR_P6_PERFCTR1:
950         case MSR_P6_EVNTSEL0:
951         case MSR_P6_EVNTSEL1:
952                 /*
953                  * Just discard all writes to the performance counters; this
954                  * should keep both older linux and windows 64-bit guests
955                  * happy
956                  */
957                 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: 0x%x data 0x%llx\n", msr_index, data);
958
959                 break;
960         default:
961                 vmx_load_host_state(vmx);
962                 msr = find_msr_entry(vmx, msr_index);
963                 if (msr) {
964                         msr->data = data;
965                         break;
966                 }
967                 ret = kvm_set_msr_common(vcpu, msr_index, data);
968         }
969
970         return ret;
971 }
972
973 static void vmx_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg)
974 {
975         __set_bit(reg, (unsigned long *)&vcpu->arch.regs_avail);
976         switch (reg) {
977         case VCPU_REGS_RSP:
978                 vcpu->arch.regs[VCPU_REGS_RSP] = vmcs_readl(GUEST_RSP);
979                 break;
980         case VCPU_REGS_RIP:
981                 vcpu->arch.regs[VCPU_REGS_RIP] = vmcs_readl(GUEST_RIP);
982                 break;
983         default:
984                 break;
985         }
986 }
987
988 static int set_guest_debug(struct kvm_vcpu *vcpu, struct kvm_debug_guest *dbg)
989 {
990         unsigned long dr7 = 0x400;
991         int old_singlestep;
992
993         old_singlestep = vcpu->guest_debug.singlestep;
994
995         vcpu->guest_debug.enabled = dbg->enabled;
996         if (vcpu->guest_debug.enabled) {
997                 int i;
998
999                 dr7 |= 0x200;  /* exact */
1000                 for (i = 0; i < 4; ++i) {
1001                         if (!dbg->breakpoints[i].enabled)
1002                                 continue;
1003                         vcpu->guest_debug.bp[i] = dbg->breakpoints[i].address;
1004                         dr7 |= 2 << (i*2);    /* global enable */
1005                         dr7 |= 0 << (i*4+16); /* execution breakpoint */
1006                 }
1007
1008                 vcpu->guest_debug.singlestep = dbg->singlestep;
1009         } else
1010                 vcpu->guest_debug.singlestep = 0;
1011
1012         if (old_singlestep && !vcpu->guest_debug.singlestep) {
1013                 unsigned long flags;
1014
1015                 flags = vmcs_readl(GUEST_RFLAGS);
1016                 flags &= ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
1017                 vmcs_writel(GUEST_RFLAGS, flags);
1018         }
1019
1020         update_exception_bitmap(vcpu);
1021         vmcs_writel(GUEST_DR7, dr7);
1022
1023         return 0;
1024 }
1025
1026 static int vmx_get_irq(struct kvm_vcpu *vcpu)
1027 {
1028         if (!vcpu->arch.interrupt.pending)
1029                 return -1;
1030         return vcpu->arch.interrupt.nr;
1031 }
1032
1033 static __init int cpu_has_kvm_support(void)
1034 {
1035         unsigned long ecx = cpuid_ecx(1);
1036         return test_bit(5, &ecx); /* CPUID.1:ECX.VMX[bit 5] -> VT */
1037 }
1038
1039 static __init int vmx_disabled_by_bios(void)
1040 {
1041         u64 msr;
1042
1043         rdmsrl(MSR_IA32_FEATURE_CONTROL, msr);
1044         return (msr & (FEATURE_CONTROL_LOCKED |
1045                        FEATURE_CONTROL_VMXON_ENABLED))
1046             == FEATURE_CONTROL_LOCKED;
1047         /* locked but not enabled */
1048 }
1049
1050 static void hardware_enable(void *garbage)
1051 {
1052         int cpu = raw_smp_processor_id();
1053         u64 phys_addr = __pa(per_cpu(vmxarea, cpu));
1054         u64 old;
1055
1056         INIT_LIST_HEAD(&per_cpu(vcpus_on_cpu, cpu));
1057         rdmsrl(MSR_IA32_FEATURE_CONTROL, old);
1058         if ((old & (FEATURE_CONTROL_LOCKED |
1059                     FEATURE_CONTROL_VMXON_ENABLED))
1060             != (FEATURE_CONTROL_LOCKED |
1061                 FEATURE_CONTROL_VMXON_ENABLED))
1062                 /* enable and lock */
1063                 wrmsrl(MSR_IA32_FEATURE_CONTROL, old |
1064                        FEATURE_CONTROL_LOCKED |
1065                        FEATURE_CONTROL_VMXON_ENABLED);
1066         write_cr4(read_cr4() | X86_CR4_VMXE); /* FIXME: not cpu hotplug safe */
1067         asm volatile (ASM_VMX_VMXON_RAX
1068                       : : "a"(&phys_addr), "m"(phys_addr)
1069                       : "memory", "cc");
1070 }
1071
1072 static void vmclear_local_vcpus(void)
1073 {
1074         int cpu = raw_smp_processor_id();
1075         struct vcpu_vmx *vmx, *n;
1076
1077         list_for_each_entry_safe(vmx, n, &per_cpu(vcpus_on_cpu, cpu),
1078                                  local_vcpus_link)
1079                 __vcpu_clear(vmx);
1080 }
1081
1082 static void hardware_disable(void *garbage)
1083 {
1084         vmclear_local_vcpus();
1085         asm volatile (__ex(ASM_VMX_VMXOFF) : : : "cc");
1086         write_cr4(read_cr4() & ~X86_CR4_VMXE);
1087 }
1088
1089 static __init int adjust_vmx_controls(u32 ctl_min, u32 ctl_opt,
1090                                       u32 msr, u32 *result)
1091 {
1092         u32 vmx_msr_low, vmx_msr_high;
1093         u32 ctl = ctl_min | ctl_opt;
1094
1095         rdmsr(msr, vmx_msr_low, vmx_msr_high);
1096
1097         ctl &= vmx_msr_high; /* bit == 0 in high word ==> must be zero */
1098         ctl |= vmx_msr_low;  /* bit == 1 in low word  ==> must be one  */
1099
1100         /* Ensure minimum (required) set of control bits are supported. */
1101         if (ctl_min & ~ctl)
1102                 return -EIO;
1103
1104         *result = ctl;
1105         return 0;
1106 }
1107
1108 static __init int setup_vmcs_config(struct vmcs_config *vmcs_conf)
1109 {
1110         u32 vmx_msr_low, vmx_msr_high;
1111         u32 min, opt, min2, opt2;
1112         u32 _pin_based_exec_control = 0;
1113         u32 _cpu_based_exec_control = 0;
1114         u32 _cpu_based_2nd_exec_control = 0;
1115         u32 _vmexit_control = 0;
1116         u32 _vmentry_control = 0;
1117
1118         min = PIN_BASED_EXT_INTR_MASK | PIN_BASED_NMI_EXITING;
1119         opt = PIN_BASED_VIRTUAL_NMIS;
1120         if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PINBASED_CTLS,
1121                                 &_pin_based_exec_control) < 0)
1122                 return -EIO;
1123
1124         min = CPU_BASED_HLT_EXITING |
1125 #ifdef CONFIG_X86_64
1126               CPU_BASED_CR8_LOAD_EXITING |
1127               CPU_BASED_CR8_STORE_EXITING |
1128 #endif
1129               CPU_BASED_CR3_LOAD_EXITING |
1130               CPU_BASED_CR3_STORE_EXITING |
1131               CPU_BASED_USE_IO_BITMAPS |
1132               CPU_BASED_MOV_DR_EXITING |
1133               CPU_BASED_USE_TSC_OFFSETING |
1134               CPU_BASED_INVLPG_EXITING;
1135         opt = CPU_BASED_TPR_SHADOW |
1136               CPU_BASED_USE_MSR_BITMAPS |
1137               CPU_BASED_ACTIVATE_SECONDARY_CONTROLS;
1138         if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PROCBASED_CTLS,
1139                                 &_cpu_based_exec_control) < 0)
1140                 return -EIO;
1141 #ifdef CONFIG_X86_64
1142         if ((_cpu_based_exec_control & CPU_BASED_TPR_SHADOW))
1143                 _cpu_based_exec_control &= ~CPU_BASED_CR8_LOAD_EXITING &
1144                                            ~CPU_BASED_CR8_STORE_EXITING;
1145 #endif
1146         if (_cpu_based_exec_control & CPU_BASED_ACTIVATE_SECONDARY_CONTROLS) {
1147                 min2 = 0;
1148                 opt2 = SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
1149                         SECONDARY_EXEC_WBINVD_EXITING |
1150                         SECONDARY_EXEC_ENABLE_VPID |
1151                         SECONDARY_EXEC_ENABLE_EPT;
1152                 if (adjust_vmx_controls(min2, opt2,
1153                                         MSR_IA32_VMX_PROCBASED_CTLS2,
1154                                         &_cpu_based_2nd_exec_control) < 0)
1155                         return -EIO;
1156         }
1157 #ifndef CONFIG_X86_64
1158         if (!(_cpu_based_2nd_exec_control &
1159                                 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES))
1160                 _cpu_based_exec_control &= ~CPU_BASED_TPR_SHADOW;
1161 #endif
1162         if (_cpu_based_2nd_exec_control & SECONDARY_EXEC_ENABLE_EPT) {
1163                 /* CR3 accesses and invlpg don't need to cause VM Exits when EPT
1164                    enabled */
1165                 min &= ~(CPU_BASED_CR3_LOAD_EXITING |
1166                          CPU_BASED_CR3_STORE_EXITING |
1167                          CPU_BASED_INVLPG_EXITING);
1168                 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PROCBASED_CTLS,
1169                                         &_cpu_based_exec_control) < 0)
1170                         return -EIO;
1171                 rdmsr(MSR_IA32_VMX_EPT_VPID_CAP,
1172                       vmx_capability.ept, vmx_capability.vpid);
1173         }
1174
1175         min = 0;
1176 #ifdef CONFIG_X86_64
1177         min |= VM_EXIT_HOST_ADDR_SPACE_SIZE;
1178 #endif
1179         opt = 0;
1180         if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_EXIT_CTLS,
1181                                 &_vmexit_control) < 0)
1182                 return -EIO;
1183
1184         min = opt = 0;
1185         if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_ENTRY_CTLS,
1186                                 &_vmentry_control) < 0)
1187                 return -EIO;
1188
1189         rdmsr(MSR_IA32_VMX_BASIC, vmx_msr_low, vmx_msr_high);
1190
1191         /* IA-32 SDM Vol 3B: VMCS size is never greater than 4kB. */
1192         if ((vmx_msr_high & 0x1fff) > PAGE_SIZE)
1193                 return -EIO;
1194
1195 #ifdef CONFIG_X86_64
1196         /* IA-32 SDM Vol 3B: 64-bit CPUs always have VMX_BASIC_MSR[48]==0. */
1197         if (vmx_msr_high & (1u<<16))
1198                 return -EIO;
1199 #endif
1200
1201         /* Require Write-Back (WB) memory type for VMCS accesses. */
1202         if (((vmx_msr_high >> 18) & 15) != 6)
1203                 return -EIO;
1204
1205         vmcs_conf->size = vmx_msr_high & 0x1fff;
1206         vmcs_conf->order = get_order(vmcs_config.size);
1207         vmcs_conf->revision_id = vmx_msr_low;
1208
1209         vmcs_conf->pin_based_exec_ctrl = _pin_based_exec_control;
1210         vmcs_conf->cpu_based_exec_ctrl = _cpu_based_exec_control;
1211         vmcs_conf->cpu_based_2nd_exec_ctrl = _cpu_based_2nd_exec_control;
1212         vmcs_conf->vmexit_ctrl         = _vmexit_control;
1213         vmcs_conf->vmentry_ctrl        = _vmentry_control;
1214
1215         return 0;
1216 }
1217
1218 static struct vmcs *alloc_vmcs_cpu(int cpu)
1219 {
1220         int node = cpu_to_node(cpu);
1221         struct page *pages;
1222         struct vmcs *vmcs;
1223
1224         pages = alloc_pages_node(node, GFP_KERNEL, vmcs_config.order);
1225         if (!pages)
1226                 return NULL;
1227         vmcs = page_address(pages);
1228         memset(vmcs, 0, vmcs_config.size);
1229         vmcs->revision_id = vmcs_config.revision_id; /* vmcs revision id */
1230         return vmcs;
1231 }
1232
1233 static struct vmcs *alloc_vmcs(void)
1234 {
1235         return alloc_vmcs_cpu(raw_smp_processor_id());
1236 }
1237
1238 static void free_vmcs(struct vmcs *vmcs)
1239 {
1240         free_pages((unsigned long)vmcs, vmcs_config.order);
1241 }
1242
1243 static void free_kvm_area(void)
1244 {
1245         int cpu;
1246
1247         for_each_online_cpu(cpu)
1248                 free_vmcs(per_cpu(vmxarea, cpu));
1249 }
1250
1251 static __init int alloc_kvm_area(void)
1252 {
1253         int cpu;
1254
1255         for_each_online_cpu(cpu) {
1256                 struct vmcs *vmcs;
1257
1258                 vmcs = alloc_vmcs_cpu(cpu);
1259                 if (!vmcs) {
1260                         free_kvm_area();
1261                         return -ENOMEM;
1262                 }
1263
1264                 per_cpu(vmxarea, cpu) = vmcs;
1265         }
1266         return 0;
1267 }
1268
1269 static __init int hardware_setup(void)
1270 {
1271         if (setup_vmcs_config(&vmcs_config) < 0)
1272                 return -EIO;
1273
1274         if (boot_cpu_has(X86_FEATURE_NX))
1275                 kvm_enable_efer_bits(EFER_NX);
1276
1277         return alloc_kvm_area();
1278 }
1279
1280 static __exit void hardware_unsetup(void)
1281 {
1282         free_kvm_area();
1283 }
1284
1285 static void fix_pmode_dataseg(int seg, struct kvm_save_segment *save)
1286 {
1287         struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1288
1289         if (vmcs_readl(sf->base) == save->base && (save->base & AR_S_MASK)) {
1290                 vmcs_write16(sf->selector, save->selector);
1291                 vmcs_writel(sf->base, save->base);
1292                 vmcs_write32(sf->limit, save->limit);
1293                 vmcs_write32(sf->ar_bytes, save->ar);
1294         } else {
1295                 u32 dpl = (vmcs_read16(sf->selector) & SELECTOR_RPL_MASK)
1296                         << AR_DPL_SHIFT;
1297                 vmcs_write32(sf->ar_bytes, 0x93 | dpl);
1298         }
1299 }
1300
1301 static void enter_pmode(struct kvm_vcpu *vcpu)
1302 {
1303         unsigned long flags;
1304         struct vcpu_vmx *vmx = to_vmx(vcpu);
1305
1306         vmx->emulation_required = 1;
1307         vcpu->arch.rmode.active = 0;
1308
1309         vmcs_writel(GUEST_TR_BASE, vcpu->arch.rmode.tr.base);
1310         vmcs_write32(GUEST_TR_LIMIT, vcpu->arch.rmode.tr.limit);
1311         vmcs_write32(GUEST_TR_AR_BYTES, vcpu->arch.rmode.tr.ar);
1312
1313         flags = vmcs_readl(GUEST_RFLAGS);
1314         flags &= ~(X86_EFLAGS_IOPL | X86_EFLAGS_VM);
1315         flags |= (vcpu->arch.rmode.save_iopl << IOPL_SHIFT);
1316         vmcs_writel(GUEST_RFLAGS, flags);
1317
1318         vmcs_writel(GUEST_CR4, (vmcs_readl(GUEST_CR4) & ~X86_CR4_VME) |
1319                         (vmcs_readl(CR4_READ_SHADOW) & X86_CR4_VME));
1320
1321         update_exception_bitmap(vcpu);
1322
1323         if (emulate_invalid_guest_state)
1324                 return;
1325
1326         fix_pmode_dataseg(VCPU_SREG_ES, &vcpu->arch.rmode.es);
1327         fix_pmode_dataseg(VCPU_SREG_DS, &vcpu->arch.rmode.ds);
1328         fix_pmode_dataseg(VCPU_SREG_GS, &vcpu->arch.rmode.gs);
1329         fix_pmode_dataseg(VCPU_SREG_FS, &vcpu->arch.rmode.fs);
1330
1331         vmcs_write16(GUEST_SS_SELECTOR, 0);
1332         vmcs_write32(GUEST_SS_AR_BYTES, 0x93);
1333
1334         vmcs_write16(GUEST_CS_SELECTOR,
1335                      vmcs_read16(GUEST_CS_SELECTOR) & ~SELECTOR_RPL_MASK);
1336         vmcs_write32(GUEST_CS_AR_BYTES, 0x9b);
1337 }
1338
1339 static gva_t rmode_tss_base(struct kvm *kvm)
1340 {
1341         if (!kvm->arch.tss_addr) {
1342                 gfn_t base_gfn = kvm->memslots[0].base_gfn +
1343                                  kvm->memslots[0].npages - 3;
1344                 return base_gfn << PAGE_SHIFT;
1345         }
1346         return kvm->arch.tss_addr;
1347 }
1348
1349 static void fix_rmode_seg(int seg, struct kvm_save_segment *save)
1350 {
1351         struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1352
1353         save->selector = vmcs_read16(sf->selector);
1354         save->base = vmcs_readl(sf->base);
1355         save->limit = vmcs_read32(sf->limit);
1356         save->ar = vmcs_read32(sf->ar_bytes);
1357         vmcs_write16(sf->selector, save->base >> 4);
1358         vmcs_write32(sf->base, save->base & 0xfffff);
1359         vmcs_write32(sf->limit, 0xffff);
1360         vmcs_write32(sf->ar_bytes, 0xf3);
1361 }
1362
1363 static void enter_rmode(struct kvm_vcpu *vcpu)
1364 {
1365         unsigned long flags;
1366         struct vcpu_vmx *vmx = to_vmx(vcpu);
1367
1368         vmx->emulation_required = 1;
1369         vcpu->arch.rmode.active = 1;
1370
1371         vcpu->arch.rmode.tr.base = vmcs_readl(GUEST_TR_BASE);
1372         vmcs_writel(GUEST_TR_BASE, rmode_tss_base(vcpu->kvm));
1373
1374         vcpu->arch.rmode.tr.limit = vmcs_read32(GUEST_TR_LIMIT);
1375         vmcs_write32(GUEST_TR_LIMIT, RMODE_TSS_SIZE - 1);
1376
1377         vcpu->arch.rmode.tr.ar = vmcs_read32(GUEST_TR_AR_BYTES);
1378         vmcs_write32(GUEST_TR_AR_BYTES, 0x008b);
1379
1380         flags = vmcs_readl(GUEST_RFLAGS);
1381         vcpu->arch.rmode.save_iopl
1382                 = (flags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
1383
1384         flags |= X86_EFLAGS_IOPL | X86_EFLAGS_VM;
1385
1386         vmcs_writel(GUEST_RFLAGS, flags);
1387         vmcs_writel(GUEST_CR4, vmcs_readl(GUEST_CR4) | X86_CR4_VME);
1388         update_exception_bitmap(vcpu);
1389
1390         if (emulate_invalid_guest_state)
1391                 goto continue_rmode;
1392
1393         vmcs_write16(GUEST_SS_SELECTOR, vmcs_readl(GUEST_SS_BASE) >> 4);
1394         vmcs_write32(GUEST_SS_LIMIT, 0xffff);
1395         vmcs_write32(GUEST_SS_AR_BYTES, 0xf3);
1396
1397         vmcs_write32(GUEST_CS_AR_BYTES, 0xf3);
1398         vmcs_write32(GUEST_CS_LIMIT, 0xffff);
1399         if (vmcs_readl(GUEST_CS_BASE) == 0xffff0000)
1400                 vmcs_writel(GUEST_CS_BASE, 0xf0000);
1401         vmcs_write16(GUEST_CS_SELECTOR, vmcs_readl(GUEST_CS_BASE) >> 4);
1402
1403         fix_rmode_seg(VCPU_SREG_ES, &vcpu->arch.rmode.es);
1404         fix_rmode_seg(VCPU_SREG_DS, &vcpu->arch.rmode.ds);
1405         fix_rmode_seg(VCPU_SREG_GS, &vcpu->arch.rmode.gs);
1406         fix_rmode_seg(VCPU_SREG_FS, &vcpu->arch.rmode.fs);
1407
1408 continue_rmode:
1409         kvm_mmu_reset_context(vcpu);
1410         init_rmode(vcpu->kvm);
1411 }
1412
1413 #ifdef CONFIG_X86_64
1414
1415 static void enter_lmode(struct kvm_vcpu *vcpu)
1416 {
1417         u32 guest_tr_ar;
1418
1419         guest_tr_ar = vmcs_read32(GUEST_TR_AR_BYTES);
1420         if ((guest_tr_ar & AR_TYPE_MASK) != AR_TYPE_BUSY_64_TSS) {
1421                 printk(KERN_DEBUG "%s: tss fixup for long mode. \n",
1422                        __func__);
1423                 vmcs_write32(GUEST_TR_AR_BYTES,
1424                              (guest_tr_ar & ~AR_TYPE_MASK)
1425                              | AR_TYPE_BUSY_64_TSS);
1426         }
1427
1428         vcpu->arch.shadow_efer |= EFER_LMA;
1429
1430         find_msr_entry(to_vmx(vcpu), MSR_EFER)->data |= EFER_LMA | EFER_LME;
1431         vmcs_write32(VM_ENTRY_CONTROLS,
1432                      vmcs_read32(VM_ENTRY_CONTROLS)
1433                      | VM_ENTRY_IA32E_MODE);
1434 }
1435
1436 static void exit_lmode(struct kvm_vcpu *vcpu)
1437 {
1438         vcpu->arch.shadow_efer &= ~EFER_LMA;
1439
1440         vmcs_write32(VM_ENTRY_CONTROLS,
1441                      vmcs_read32(VM_ENTRY_CONTROLS)
1442                      & ~VM_ENTRY_IA32E_MODE);
1443 }
1444
1445 #endif
1446
1447 static void vmx_flush_tlb(struct kvm_vcpu *vcpu)
1448 {
1449         vpid_sync_vcpu_all(to_vmx(vcpu));
1450         if (vm_need_ept())
1451                 ept_sync_context(construct_eptp(vcpu->arch.mmu.root_hpa));
1452 }
1453
1454 static void vmx_decache_cr4_guest_bits(struct kvm_vcpu *vcpu)
1455 {
1456         vcpu->arch.cr4 &= KVM_GUEST_CR4_MASK;
1457         vcpu->arch.cr4 |= vmcs_readl(GUEST_CR4) & ~KVM_GUEST_CR4_MASK;
1458 }
1459
1460 static void ept_load_pdptrs(struct kvm_vcpu *vcpu)
1461 {
1462         if (is_paging(vcpu) && is_pae(vcpu) && !is_long_mode(vcpu)) {
1463                 if (!load_pdptrs(vcpu, vcpu->arch.cr3)) {
1464                         printk(KERN_ERR "EPT: Fail to load pdptrs!\n");
1465                         return;
1466                 }
1467                 vmcs_write64(GUEST_PDPTR0, vcpu->arch.pdptrs[0]);
1468                 vmcs_write64(GUEST_PDPTR1, vcpu->arch.pdptrs[1]);
1469                 vmcs_write64(GUEST_PDPTR2, vcpu->arch.pdptrs[2]);
1470                 vmcs_write64(GUEST_PDPTR3, vcpu->arch.pdptrs[3]);
1471         }
1472 }
1473
1474 static void vmx_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
1475
1476 static void ept_update_paging_mode_cr0(unsigned long *hw_cr0,
1477                                         unsigned long cr0,
1478                                         struct kvm_vcpu *vcpu)
1479 {
1480         if (!(cr0 & X86_CR0_PG)) {
1481                 /* From paging/starting to nonpaging */
1482                 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL,
1483                              vmcs_read32(CPU_BASED_VM_EXEC_CONTROL) |
1484                              (CPU_BASED_CR3_LOAD_EXITING |
1485                               CPU_BASED_CR3_STORE_EXITING));
1486                 vcpu->arch.cr0 = cr0;
1487                 vmx_set_cr4(vcpu, vcpu->arch.cr4);
1488                 *hw_cr0 |= X86_CR0_PE | X86_CR0_PG;
1489                 *hw_cr0 &= ~X86_CR0_WP;
1490         } else if (!is_paging(vcpu)) {
1491                 /* From nonpaging to paging */
1492                 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL,
1493                              vmcs_read32(CPU_BASED_VM_EXEC_CONTROL) &
1494                              ~(CPU_BASED_CR3_LOAD_EXITING |
1495                                CPU_BASED_CR3_STORE_EXITING));
1496                 vcpu->arch.cr0 = cr0;
1497                 vmx_set_cr4(vcpu, vcpu->arch.cr4);
1498                 if (!(vcpu->arch.cr0 & X86_CR0_WP))
1499                         *hw_cr0 &= ~X86_CR0_WP;
1500         }
1501 }
1502
1503 static void ept_update_paging_mode_cr4(unsigned long *hw_cr4,
1504                                         struct kvm_vcpu *vcpu)
1505 {
1506         if (!is_paging(vcpu)) {
1507                 *hw_cr4 &= ~X86_CR4_PAE;
1508                 *hw_cr4 |= X86_CR4_PSE;
1509         } else if (!(vcpu->arch.cr4 & X86_CR4_PAE))
1510                 *hw_cr4 &= ~X86_CR4_PAE;
1511 }
1512
1513 static void vmx_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
1514 {
1515         unsigned long hw_cr0 = (cr0 & ~KVM_GUEST_CR0_MASK) |
1516                                 KVM_VM_CR0_ALWAYS_ON;
1517
1518         vmx_fpu_deactivate(vcpu);
1519
1520         if (vcpu->arch.rmode.active && (cr0 & X86_CR0_PE))
1521                 enter_pmode(vcpu);
1522
1523         if (!vcpu->arch.rmode.active && !(cr0 & X86_CR0_PE))
1524                 enter_rmode(vcpu);
1525
1526 #ifdef CONFIG_X86_64
1527         if (vcpu->arch.shadow_efer & EFER_LME) {
1528                 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG))
1529                         enter_lmode(vcpu);
1530                 if (is_paging(vcpu) && !(cr0 & X86_CR0_PG))
1531                         exit_lmode(vcpu);
1532         }
1533 #endif
1534
1535         if (vm_need_ept())
1536                 ept_update_paging_mode_cr0(&hw_cr0, cr0, vcpu);
1537
1538         vmcs_writel(CR0_READ_SHADOW, cr0);
1539         vmcs_writel(GUEST_CR0, hw_cr0);
1540         vcpu->arch.cr0 = cr0;
1541
1542         if (!(cr0 & X86_CR0_TS) || !(cr0 & X86_CR0_PE))
1543                 vmx_fpu_activate(vcpu);
1544 }
1545
1546 static u64 construct_eptp(unsigned long root_hpa)
1547 {
1548         u64 eptp;
1549
1550         /* TODO write the value reading from MSR */
1551         eptp = VMX_EPT_DEFAULT_MT |
1552                 VMX_EPT_DEFAULT_GAW << VMX_EPT_GAW_EPTP_SHIFT;
1553         eptp |= (root_hpa & PAGE_MASK);
1554
1555         return eptp;
1556 }
1557
1558 static void vmx_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
1559 {
1560         unsigned long guest_cr3;
1561         u64 eptp;
1562
1563         guest_cr3 = cr3;
1564         if (vm_need_ept()) {
1565                 eptp = construct_eptp(cr3);
1566                 vmcs_write64(EPT_POINTER, eptp);
1567                 ept_sync_context(eptp);
1568                 ept_load_pdptrs(vcpu);
1569                 guest_cr3 = is_paging(vcpu) ? vcpu->arch.cr3 :
1570                         VMX_EPT_IDENTITY_PAGETABLE_ADDR;
1571         }
1572
1573         vmx_flush_tlb(vcpu);
1574         vmcs_writel(GUEST_CR3, guest_cr3);
1575         if (vcpu->arch.cr0 & X86_CR0_PE)
1576                 vmx_fpu_deactivate(vcpu);
1577 }
1578
1579 static void vmx_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
1580 {
1581         unsigned long hw_cr4 = cr4 | (vcpu->arch.rmode.active ?
1582                     KVM_RMODE_VM_CR4_ALWAYS_ON : KVM_PMODE_VM_CR4_ALWAYS_ON);
1583
1584         vcpu->arch.cr4 = cr4;
1585         if (vm_need_ept())
1586                 ept_update_paging_mode_cr4(&hw_cr4, vcpu);
1587
1588         vmcs_writel(CR4_READ_SHADOW, cr4);
1589         vmcs_writel(GUEST_CR4, hw_cr4);
1590 }
1591
1592 static void vmx_set_efer(struct kvm_vcpu *vcpu, u64 efer)
1593 {
1594         struct vcpu_vmx *vmx = to_vmx(vcpu);
1595         struct kvm_msr_entry *msr = find_msr_entry(vmx, MSR_EFER);
1596
1597         vcpu->arch.shadow_efer = efer;
1598         if (!msr)
1599                 return;
1600         if (efer & EFER_LMA) {
1601                 vmcs_write32(VM_ENTRY_CONTROLS,
1602                                      vmcs_read32(VM_ENTRY_CONTROLS) |
1603                                      VM_ENTRY_IA32E_MODE);
1604                 msr->data = efer;
1605
1606         } else {
1607                 vmcs_write32(VM_ENTRY_CONTROLS,
1608                                      vmcs_read32(VM_ENTRY_CONTROLS) &
1609                                      ~VM_ENTRY_IA32E_MODE);
1610
1611                 msr->data = efer & ~EFER_LME;
1612         }
1613         setup_msrs(vmx);
1614 }
1615
1616 static u64 vmx_get_segment_base(struct kvm_vcpu *vcpu, int seg)
1617 {
1618         struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1619
1620         return vmcs_readl(sf->base);
1621 }
1622
1623 static void vmx_get_segment(struct kvm_vcpu *vcpu,
1624                             struct kvm_segment *var, int seg)
1625 {
1626         struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1627         u32 ar;
1628
1629         var->base = vmcs_readl(sf->base);
1630         var->limit = vmcs_read32(sf->limit);
1631         var->selector = vmcs_read16(sf->selector);
1632         ar = vmcs_read32(sf->ar_bytes);
1633         if (ar & AR_UNUSABLE_MASK)
1634                 ar = 0;
1635         var->type = ar & 15;
1636         var->s = (ar >> 4) & 1;
1637         var->dpl = (ar >> 5) & 3;
1638         var->present = (ar >> 7) & 1;
1639         var->avl = (ar >> 12) & 1;
1640         var->l = (ar >> 13) & 1;
1641         var->db = (ar >> 14) & 1;
1642         var->g = (ar >> 15) & 1;
1643         var->unusable = (ar >> 16) & 1;
1644 }
1645
1646 static int vmx_get_cpl(struct kvm_vcpu *vcpu)
1647 {
1648         struct kvm_segment kvm_seg;
1649
1650         if (!(vcpu->arch.cr0 & X86_CR0_PE)) /* if real mode */
1651                 return 0;
1652
1653         if (vmx_get_rflags(vcpu) & X86_EFLAGS_VM) /* if virtual 8086 */
1654                 return 3;
1655
1656         vmx_get_segment(vcpu, &kvm_seg, VCPU_SREG_CS);
1657         return kvm_seg.selector & 3;
1658 }
1659
1660 static u32 vmx_segment_access_rights(struct kvm_segment *var)
1661 {
1662         u32 ar;
1663
1664         if (var->unusable)
1665                 ar = 1 << 16;
1666         else {
1667                 ar = var->type & 15;
1668                 ar |= (var->s & 1) << 4;
1669                 ar |= (var->dpl & 3) << 5;
1670                 ar |= (var->present & 1) << 7;
1671                 ar |= (var->avl & 1) << 12;
1672                 ar |= (var->l & 1) << 13;
1673                 ar |= (var->db & 1) << 14;
1674                 ar |= (var->g & 1) << 15;
1675         }
1676         if (ar == 0) /* a 0 value means unusable */
1677                 ar = AR_UNUSABLE_MASK;
1678
1679         return ar;
1680 }
1681
1682 static void vmx_set_segment(struct kvm_vcpu *vcpu,
1683                             struct kvm_segment *var, int seg)
1684 {
1685         struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1686         u32 ar;
1687
1688         if (vcpu->arch.rmode.active && seg == VCPU_SREG_TR) {
1689                 vcpu->arch.rmode.tr.selector = var->selector;
1690                 vcpu->arch.rmode.tr.base = var->base;
1691                 vcpu->arch.rmode.tr.limit = var->limit;
1692                 vcpu->arch.rmode.tr.ar = vmx_segment_access_rights(var);
1693                 return;
1694         }
1695         vmcs_writel(sf->base, var->base);
1696         vmcs_write32(sf->limit, var->limit);
1697         vmcs_write16(sf->selector, var->selector);
1698         if (vcpu->arch.rmode.active && var->s) {
1699                 /*
1700                  * Hack real-mode segments into vm86 compatibility.
1701                  */
1702                 if (var->base == 0xffff0000 && var->selector == 0xf000)
1703                         vmcs_writel(sf->base, 0xf0000);
1704                 ar = 0xf3;
1705         } else
1706                 ar = vmx_segment_access_rights(var);
1707         vmcs_write32(sf->ar_bytes, ar);
1708 }
1709
1710 static void vmx_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
1711 {
1712         u32 ar = vmcs_read32(GUEST_CS_AR_BYTES);
1713
1714         *db = (ar >> 14) & 1;
1715         *l = (ar >> 13) & 1;
1716 }
1717
1718 static void vmx_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1719 {
1720         dt->limit = vmcs_read32(GUEST_IDTR_LIMIT);
1721         dt->base = vmcs_readl(GUEST_IDTR_BASE);
1722 }
1723
1724 static void vmx_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1725 {
1726         vmcs_write32(GUEST_IDTR_LIMIT, dt->limit);
1727         vmcs_writel(GUEST_IDTR_BASE, dt->base);
1728 }
1729
1730 static void vmx_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1731 {
1732         dt->limit = vmcs_read32(GUEST_GDTR_LIMIT);
1733         dt->base = vmcs_readl(GUEST_GDTR_BASE);
1734 }
1735
1736 static void vmx_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1737 {
1738         vmcs_write32(GUEST_GDTR_LIMIT, dt->limit);
1739         vmcs_writel(GUEST_GDTR_BASE, dt->base);
1740 }
1741
1742 static bool rmode_segment_valid(struct kvm_vcpu *vcpu, int seg)
1743 {
1744         struct kvm_segment var;
1745         u32 ar;
1746
1747         vmx_get_segment(vcpu, &var, seg);
1748         ar = vmx_segment_access_rights(&var);
1749
1750         if (var.base != (var.selector << 4))
1751                 return false;
1752         if (var.limit != 0xffff)
1753                 return false;
1754         if (ar != 0xf3)
1755                 return false;
1756
1757         return true;
1758 }
1759
1760 static bool code_segment_valid(struct kvm_vcpu *vcpu)
1761 {
1762         struct kvm_segment cs;
1763         unsigned int cs_rpl;
1764
1765         vmx_get_segment(vcpu, &cs, VCPU_SREG_CS);
1766         cs_rpl = cs.selector & SELECTOR_RPL_MASK;
1767
1768         if (~cs.type & (AR_TYPE_CODE_MASK|AR_TYPE_ACCESSES_MASK))
1769                 return false;
1770         if (!cs.s)
1771                 return false;
1772         if (!(~cs.type & (AR_TYPE_CODE_MASK|AR_TYPE_WRITEABLE_MASK))) {
1773                 if (cs.dpl > cs_rpl)
1774                         return false;
1775         } else if (cs.type & AR_TYPE_CODE_MASK) {
1776                 if (cs.dpl != cs_rpl)
1777                         return false;
1778         }
1779         if (!cs.present)
1780                 return false;
1781
1782         /* TODO: Add Reserved field check, this'll require a new member in the kvm_segment_field structure */
1783         return true;
1784 }
1785
1786 static bool stack_segment_valid(struct kvm_vcpu *vcpu)
1787 {
1788         struct kvm_segment ss;
1789         unsigned int ss_rpl;
1790
1791         vmx_get_segment(vcpu, &ss, VCPU_SREG_SS);
1792         ss_rpl = ss.selector & SELECTOR_RPL_MASK;
1793
1794         if ((ss.type != 3) || (ss.type != 7))
1795                 return false;
1796         if (!ss.s)
1797                 return false;
1798         if (ss.dpl != ss_rpl) /* DPL != RPL */
1799                 return false;
1800         if (!ss.present)
1801                 return false;
1802
1803         return true;
1804 }
1805
1806 static bool data_segment_valid(struct kvm_vcpu *vcpu, int seg)
1807 {
1808         struct kvm_segment var;
1809         unsigned int rpl;
1810
1811         vmx_get_segment(vcpu, &var, seg);
1812         rpl = var.selector & SELECTOR_RPL_MASK;
1813
1814         if (!var.s)
1815                 return false;
1816         if (!var.present)
1817                 return false;
1818         if (~var.type & (AR_TYPE_CODE_MASK|AR_TYPE_WRITEABLE_MASK)) {
1819                 if (var.dpl < rpl) /* DPL < RPL */
1820                         return false;
1821         }
1822
1823         /* TODO: Add other members to kvm_segment_field to allow checking for other access
1824          * rights flags
1825          */
1826         return true;
1827 }
1828
1829 static bool tr_valid(struct kvm_vcpu *vcpu)
1830 {
1831         struct kvm_segment tr;
1832
1833         vmx_get_segment(vcpu, &tr, VCPU_SREG_TR);
1834
1835         if (tr.selector & SELECTOR_TI_MASK)     /* TI = 1 */
1836                 return false;
1837         if ((tr.type != 3) || (tr.type != 11)) /* TODO: Check if guest is in IA32e mode */
1838                 return false;
1839         if (!tr.present)
1840                 return false;
1841
1842         return true;
1843 }
1844
1845 static bool ldtr_valid(struct kvm_vcpu *vcpu)
1846 {
1847         struct kvm_segment ldtr;
1848
1849         vmx_get_segment(vcpu, &ldtr, VCPU_SREG_LDTR);
1850
1851         if (ldtr.selector & SELECTOR_TI_MASK)   /* TI = 1 */
1852                 return false;
1853         if (ldtr.type != 2)
1854                 return false;
1855         if (!ldtr.present)
1856                 return false;
1857
1858         return true;
1859 }
1860
1861 static bool cs_ss_rpl_check(struct kvm_vcpu *vcpu)
1862 {
1863         struct kvm_segment cs, ss;
1864
1865         vmx_get_segment(vcpu, &cs, VCPU_SREG_CS);
1866         vmx_get_segment(vcpu, &ss, VCPU_SREG_SS);
1867
1868         return ((cs.selector & SELECTOR_RPL_MASK) ==
1869                  (ss.selector & SELECTOR_RPL_MASK));
1870 }
1871
1872 /*
1873  * Check if guest state is valid. Returns true if valid, false if
1874  * not.
1875  * We assume that registers are always usable
1876  */
1877 static bool guest_state_valid(struct kvm_vcpu *vcpu)
1878 {
1879         /* real mode guest state checks */
1880         if (!(vcpu->arch.cr0 & X86_CR0_PE)) {
1881                 if (!rmode_segment_valid(vcpu, VCPU_SREG_CS))
1882                         return false;
1883                 if (!rmode_segment_valid(vcpu, VCPU_SREG_SS))
1884                         return false;
1885                 if (!rmode_segment_valid(vcpu, VCPU_SREG_DS))
1886                         return false;
1887                 if (!rmode_segment_valid(vcpu, VCPU_SREG_ES))
1888                         return false;
1889                 if (!rmode_segment_valid(vcpu, VCPU_SREG_FS))
1890                         return false;
1891                 if (!rmode_segment_valid(vcpu, VCPU_SREG_GS))
1892                         return false;
1893         } else {
1894         /* protected mode guest state checks */
1895                 if (!cs_ss_rpl_check(vcpu))
1896                         return false;
1897                 if (!code_segment_valid(vcpu))
1898                         return false;
1899                 if (!stack_segment_valid(vcpu))
1900                         return false;
1901                 if (!data_segment_valid(vcpu, VCPU_SREG_DS))
1902                         return false;
1903                 if (!data_segment_valid(vcpu, VCPU_SREG_ES))
1904                         return false;
1905                 if (!data_segment_valid(vcpu, VCPU_SREG_FS))
1906                         return false;
1907                 if (!data_segment_valid(vcpu, VCPU_SREG_GS))
1908                         return false;
1909                 if (!tr_valid(vcpu))
1910                         return false;
1911                 if (!ldtr_valid(vcpu))
1912                         return false;
1913         }
1914         /* TODO:
1915          * - Add checks on RIP
1916          * - Add checks on RFLAGS
1917          */
1918
1919         return true;
1920 }
1921
1922 static int init_rmode_tss(struct kvm *kvm)
1923 {
1924         gfn_t fn = rmode_tss_base(kvm) >> PAGE_SHIFT;
1925         u16 data = 0;
1926         int ret = 0;
1927         int r;
1928
1929         r = kvm_clear_guest_page(kvm, fn, 0, PAGE_SIZE);
1930         if (r < 0)
1931                 goto out;
1932         data = TSS_BASE_SIZE + TSS_REDIRECTION_SIZE;
1933         r = kvm_write_guest_page(kvm, fn++, &data,
1934                         TSS_IOPB_BASE_OFFSET, sizeof(u16));
1935         if (r < 0)
1936                 goto out;
1937         r = kvm_clear_guest_page(kvm, fn++, 0, PAGE_SIZE);
1938         if (r < 0)
1939                 goto out;
1940         r = kvm_clear_guest_page(kvm, fn, 0, PAGE_SIZE);
1941         if (r < 0)
1942                 goto out;
1943         data = ~0;
1944         r = kvm_write_guest_page(kvm, fn, &data,
1945                                  RMODE_TSS_SIZE - 2 * PAGE_SIZE - 1,
1946                                  sizeof(u8));
1947         if (r < 0)
1948                 goto out;
1949
1950         ret = 1;
1951 out:
1952         return ret;
1953 }
1954
1955 static int init_rmode_identity_map(struct kvm *kvm)
1956 {
1957         int i, r, ret;
1958         pfn_t identity_map_pfn;
1959         u32 tmp;
1960
1961         if (!vm_need_ept())
1962                 return 1;
1963         if (unlikely(!kvm->arch.ept_identity_pagetable)) {
1964                 printk(KERN_ERR "EPT: identity-mapping pagetable "
1965                         "haven't been allocated!\n");
1966                 return 0;
1967         }
1968         if (likely(kvm->arch.ept_identity_pagetable_done))
1969                 return 1;
1970         ret = 0;
1971         identity_map_pfn = VMX_EPT_IDENTITY_PAGETABLE_ADDR >> PAGE_SHIFT;
1972         r = kvm_clear_guest_page(kvm, identity_map_pfn, 0, PAGE_SIZE);
1973         if (r < 0)
1974                 goto out;
1975         /* Set up identity-mapping pagetable for EPT in real mode */
1976         for (i = 0; i < PT32_ENT_PER_PAGE; i++) {
1977                 tmp = (i << 22) + (_PAGE_PRESENT | _PAGE_RW | _PAGE_USER |
1978                         _PAGE_ACCESSED | _PAGE_DIRTY | _PAGE_PSE);
1979                 r = kvm_write_guest_page(kvm, identity_map_pfn,
1980                                 &tmp, i * sizeof(tmp), sizeof(tmp));
1981                 if (r < 0)
1982                         goto out;
1983         }
1984         kvm->arch.ept_identity_pagetable_done = true;
1985         ret = 1;
1986 out:
1987         return ret;
1988 }
1989
1990 static void seg_setup(int seg)
1991 {
1992         struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1993
1994         vmcs_write16(sf->selector, 0);
1995         vmcs_writel(sf->base, 0);
1996         vmcs_write32(sf->limit, 0xffff);
1997         vmcs_write32(sf->ar_bytes, 0xf3);
1998 }
1999
2000 static int alloc_apic_access_page(struct kvm *kvm)
2001 {
2002         struct kvm_userspace_memory_region kvm_userspace_mem;
2003         int r = 0;
2004
2005         down_write(&kvm->slots_lock);
2006         if (kvm->arch.apic_access_page)
2007                 goto out;
2008         kvm_userspace_mem.slot = APIC_ACCESS_PAGE_PRIVATE_MEMSLOT;
2009         kvm_userspace_mem.flags = 0;
2010         kvm_userspace_mem.guest_phys_addr = 0xfee00000ULL;
2011         kvm_userspace_mem.memory_size = PAGE_SIZE;
2012         r = __kvm_set_memory_region(kvm, &kvm_userspace_mem, 0);
2013         if (r)
2014                 goto out;
2015
2016         kvm->arch.apic_access_page = gfn_to_page(kvm, 0xfee00);
2017 out:
2018         up_write(&kvm->slots_lock);
2019         return r;
2020 }
2021
2022 static int alloc_identity_pagetable(struct kvm *kvm)
2023 {
2024         struct kvm_userspace_memory_region kvm_userspace_mem;
2025         int r = 0;
2026
2027         down_write(&kvm->slots_lock);
2028         if (kvm->arch.ept_identity_pagetable)
2029                 goto out;
2030         kvm_userspace_mem.slot = IDENTITY_PAGETABLE_PRIVATE_MEMSLOT;
2031         kvm_userspace_mem.flags = 0;
2032         kvm_userspace_mem.guest_phys_addr = VMX_EPT_IDENTITY_PAGETABLE_ADDR;
2033         kvm_userspace_mem.memory_size = PAGE_SIZE;
2034         r = __kvm_set_memory_region(kvm, &kvm_userspace_mem, 0);
2035         if (r)
2036                 goto out;
2037
2038         kvm->arch.ept_identity_pagetable = gfn_to_page(kvm,
2039                         VMX_EPT_IDENTITY_PAGETABLE_ADDR >> PAGE_SHIFT);
2040 out:
2041         up_write(&kvm->slots_lock);
2042         return r;
2043 }
2044
2045 static void allocate_vpid(struct vcpu_vmx *vmx)
2046 {
2047         int vpid;
2048
2049         vmx->vpid = 0;
2050         if (!enable_vpid || !cpu_has_vmx_vpid())
2051                 return;
2052         spin_lock(&vmx_vpid_lock);
2053         vpid = find_first_zero_bit(vmx_vpid_bitmap, VMX_NR_VPIDS);
2054         if (vpid < VMX_NR_VPIDS) {
2055                 vmx->vpid = vpid;
2056                 __set_bit(vpid, vmx_vpid_bitmap);
2057         }
2058         spin_unlock(&vmx_vpid_lock);
2059 }
2060
2061 static void vmx_disable_intercept_for_msr(struct page *msr_bitmap, u32 msr)
2062 {
2063         void *va;
2064
2065         if (!cpu_has_vmx_msr_bitmap())
2066                 return;
2067
2068         /*
2069          * See Intel PRM Vol. 3, 20.6.9 (MSR-Bitmap Address). Early manuals
2070          * have the write-low and read-high bitmap offsets the wrong way round.
2071          * We can control MSRs 0x00000000-0x00001fff and 0xc0000000-0xc0001fff.
2072          */
2073         va = kmap(msr_bitmap);
2074         if (msr <= 0x1fff) {
2075                 __clear_bit(msr, va + 0x000); /* read-low */
2076                 __clear_bit(msr, va + 0x800); /* write-low */
2077         } else if ((msr >= 0xc0000000) && (msr <= 0xc0001fff)) {
2078                 msr &= 0x1fff;
2079                 __clear_bit(msr, va + 0x400); /* read-high */
2080                 __clear_bit(msr, va + 0xc00); /* write-high */
2081         }
2082         kunmap(msr_bitmap);
2083 }
2084
2085 /*
2086  * Sets up the vmcs for emulated real mode.
2087  */
2088 static int vmx_vcpu_setup(struct vcpu_vmx *vmx)
2089 {
2090         u32 host_sysenter_cs;
2091         u32 junk;
2092         unsigned long a;
2093         struct descriptor_table dt;
2094         int i;
2095         unsigned long kvm_vmx_return;
2096         u32 exec_control;
2097
2098         /* I/O */
2099         vmcs_write64(IO_BITMAP_A, page_to_phys(vmx_io_bitmap_a));
2100         vmcs_write64(IO_BITMAP_B, page_to_phys(vmx_io_bitmap_b));
2101
2102         if (cpu_has_vmx_msr_bitmap())
2103                 vmcs_write64(MSR_BITMAP, page_to_phys(vmx_msr_bitmap));
2104
2105         vmcs_write64(VMCS_LINK_POINTER, -1ull); /* 22.3.1.5 */
2106
2107         /* Control */
2108         vmcs_write32(PIN_BASED_VM_EXEC_CONTROL,
2109                 vmcs_config.pin_based_exec_ctrl);
2110
2111         exec_control = vmcs_config.cpu_based_exec_ctrl;
2112         if (!vm_need_tpr_shadow(vmx->vcpu.kvm)) {
2113                 exec_control &= ~CPU_BASED_TPR_SHADOW;
2114 #ifdef CONFIG_X86_64
2115                 exec_control |= CPU_BASED_CR8_STORE_EXITING |
2116                                 CPU_BASED_CR8_LOAD_EXITING;
2117 #endif
2118         }
2119         if (!vm_need_ept())
2120                 exec_control |= CPU_BASED_CR3_STORE_EXITING |
2121                                 CPU_BASED_CR3_LOAD_EXITING  |
2122                                 CPU_BASED_INVLPG_EXITING;
2123         vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, exec_control);
2124
2125         if (cpu_has_secondary_exec_ctrls()) {
2126                 exec_control = vmcs_config.cpu_based_2nd_exec_ctrl;
2127                 if (!vm_need_virtualize_apic_accesses(vmx->vcpu.kvm))
2128                         exec_control &=
2129                                 ~SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES;
2130                 if (vmx->vpid == 0)
2131                         exec_control &= ~SECONDARY_EXEC_ENABLE_VPID;
2132                 if (!vm_need_ept())
2133                         exec_control &= ~SECONDARY_EXEC_ENABLE_EPT;
2134                 vmcs_write32(SECONDARY_VM_EXEC_CONTROL, exec_control);
2135         }
2136
2137         vmcs_write32(PAGE_FAULT_ERROR_CODE_MASK, !!bypass_guest_pf);
2138         vmcs_write32(PAGE_FAULT_ERROR_CODE_MATCH, !!bypass_guest_pf);
2139         vmcs_write32(CR3_TARGET_COUNT, 0);           /* 22.2.1 */
2140
2141         vmcs_writel(HOST_CR0, read_cr0());  /* 22.2.3 */
2142         vmcs_writel(HOST_CR4, read_cr4());  /* 22.2.3, 22.2.5 */
2143         vmcs_writel(HOST_CR3, read_cr3());  /* 22.2.3  FIXME: shadow tables */
2144
2145         vmcs_write16(HOST_CS_SELECTOR, __KERNEL_CS);  /* 22.2.4 */
2146         vmcs_write16(HOST_DS_SELECTOR, __KERNEL_DS);  /* 22.2.4 */
2147         vmcs_write16(HOST_ES_SELECTOR, __KERNEL_DS);  /* 22.2.4 */
2148         vmcs_write16(HOST_FS_SELECTOR, kvm_read_fs());    /* 22.2.4 */
2149         vmcs_write16(HOST_GS_SELECTOR, kvm_read_gs());    /* 22.2.4 */
2150         vmcs_write16(HOST_SS_SELECTOR, __KERNEL_DS);  /* 22.2.4 */
2151 #ifdef CONFIG_X86_64
2152         rdmsrl(MSR_FS_BASE, a);
2153         vmcs_writel(HOST_FS_BASE, a); /* 22.2.4 */
2154         rdmsrl(MSR_GS_BASE, a);
2155         vmcs_writel(HOST_GS_BASE, a); /* 22.2.4 */
2156 #else
2157         vmcs_writel(HOST_FS_BASE, 0); /* 22.2.4 */
2158         vmcs_writel(HOST_GS_BASE, 0); /* 22.2.4 */
2159 #endif
2160
2161         vmcs_write16(HOST_TR_SELECTOR, GDT_ENTRY_TSS*8);  /* 22.2.4 */
2162
2163         kvm_get_idt(&dt);
2164         vmcs_writel(HOST_IDTR_BASE, dt.base);   /* 22.2.4 */
2165
2166         asm("mov $.Lkvm_vmx_return, %0" : "=r"(kvm_vmx_return));
2167         vmcs_writel(HOST_RIP, kvm_vmx_return); /* 22.2.5 */
2168         vmcs_write32(VM_EXIT_MSR_STORE_COUNT, 0);
2169         vmcs_write32(VM_EXIT_MSR_LOAD_COUNT, 0);
2170         vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT, 0);
2171
2172         rdmsr(MSR_IA32_SYSENTER_CS, host_sysenter_cs, junk);
2173         vmcs_write32(HOST_IA32_SYSENTER_CS, host_sysenter_cs);
2174         rdmsrl(MSR_IA32_SYSENTER_ESP, a);
2175         vmcs_writel(HOST_IA32_SYSENTER_ESP, a);   /* 22.2.3 */
2176         rdmsrl(MSR_IA32_SYSENTER_EIP, a);
2177         vmcs_writel(HOST_IA32_SYSENTER_EIP, a);   /* 22.2.3 */
2178
2179         for (i = 0; i < NR_VMX_MSR; ++i) {
2180                 u32 index = vmx_msr_index[i];
2181                 u32 data_low, data_high;
2182                 u64 data;
2183                 int j = vmx->nmsrs;
2184
2185                 if (rdmsr_safe(index, &data_low, &data_high) < 0)
2186                         continue;
2187                 if (wrmsr_safe(index, data_low, data_high) < 0)
2188                         continue;
2189                 data = data_low | ((u64)data_high << 32);
2190                 vmx->host_msrs[j].index = index;
2191                 vmx->host_msrs[j].reserved = 0;
2192                 vmx->host_msrs[j].data = data;
2193                 vmx->guest_msrs[j] = vmx->host_msrs[j];
2194                 ++vmx->nmsrs;
2195         }
2196
2197         vmcs_write32(VM_EXIT_CONTROLS, vmcs_config.vmexit_ctrl);
2198
2199         /* 22.2.1, 20.8.1 */
2200         vmcs_write32(VM_ENTRY_CONTROLS, vmcs_config.vmentry_ctrl);
2201
2202         vmcs_writel(CR0_GUEST_HOST_MASK, ~0UL);
2203         vmcs_writel(CR4_GUEST_HOST_MASK, KVM_GUEST_CR4_MASK);
2204
2205
2206         return 0;
2207 }
2208
2209 static int init_rmode(struct kvm *kvm)
2210 {
2211         if (!init_rmode_tss(kvm))
2212                 return 0;
2213         if (!init_rmode_identity_map(kvm))
2214                 return 0;
2215         return 1;
2216 }
2217
2218 static int vmx_vcpu_reset(struct kvm_vcpu *vcpu)
2219 {
2220         struct vcpu_vmx *vmx = to_vmx(vcpu);
2221         u64 msr;
2222         int ret;
2223
2224         vcpu->arch.regs_avail = ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP));
2225         down_read(&vcpu->kvm->slots_lock);
2226         if (!init_rmode(vmx->vcpu.kvm)) {
2227                 ret = -ENOMEM;
2228                 goto out;
2229         }
2230
2231         vmx->vcpu.arch.rmode.active = 0;
2232
2233         vmx->vcpu.arch.regs[VCPU_REGS_RDX] = get_rdx_init_val();
2234         kvm_set_cr8(&vmx->vcpu, 0);
2235         msr = 0xfee00000 | MSR_IA32_APICBASE_ENABLE;
2236         if (vmx->vcpu.vcpu_id == 0)
2237                 msr |= MSR_IA32_APICBASE_BSP;
2238         kvm_set_apic_base(&vmx->vcpu, msr);
2239
2240         fx_init(&vmx->vcpu);
2241
2242         seg_setup(VCPU_SREG_CS);
2243         /*
2244          * GUEST_CS_BASE should really be 0xffff0000, but VT vm86 mode
2245          * insists on having GUEST_CS_BASE == GUEST_CS_SELECTOR << 4.  Sigh.
2246          */
2247         if (vmx->vcpu.vcpu_id == 0) {
2248                 vmcs_write16(GUEST_CS_SELECTOR, 0xf000);
2249                 vmcs_writel(GUEST_CS_BASE, 0x000f0000);
2250         } else {
2251                 vmcs_write16(GUEST_CS_SELECTOR, vmx->vcpu.arch.sipi_vector << 8);
2252                 vmcs_writel(GUEST_CS_BASE, vmx->vcpu.arch.sipi_vector << 12);
2253         }
2254
2255         seg_setup(VCPU_SREG_DS);
2256         seg_setup(VCPU_SREG_ES);
2257         seg_setup(VCPU_SREG_FS);
2258         seg_setup(VCPU_SREG_GS);
2259         seg_setup(VCPU_SREG_SS);
2260
2261         vmcs_write16(GUEST_TR_SELECTOR, 0);
2262         vmcs_writel(GUEST_TR_BASE, 0);
2263         vmcs_write32(GUEST_TR_LIMIT, 0xffff);
2264         vmcs_write32(GUEST_TR_AR_BYTES, 0x008b);
2265
2266         vmcs_write16(GUEST_LDTR_SELECTOR, 0);
2267         vmcs_writel(GUEST_LDTR_BASE, 0);
2268         vmcs_write32(GUEST_LDTR_LIMIT, 0xffff);
2269         vmcs_write32(GUEST_LDTR_AR_BYTES, 0x00082);
2270
2271         vmcs_write32(GUEST_SYSENTER_CS, 0);
2272         vmcs_writel(GUEST_SYSENTER_ESP, 0);
2273         vmcs_writel(GUEST_SYSENTER_EIP, 0);
2274
2275         vmcs_writel(GUEST_RFLAGS, 0x02);
2276         if (vmx->vcpu.vcpu_id == 0)
2277                 kvm_rip_write(vcpu, 0xfff0);
2278         else
2279                 kvm_rip_write(vcpu, 0);
2280         kvm_register_write(vcpu, VCPU_REGS_RSP, 0);
2281
2282         /* todo: dr0 = dr1 = dr2 = dr3 = 0; dr6 = 0xffff0ff0 */
2283         vmcs_writel(GUEST_DR7, 0x400);
2284
2285         vmcs_writel(GUEST_GDTR_BASE, 0);
2286         vmcs_write32(GUEST_GDTR_LIMIT, 0xffff);
2287
2288         vmcs_writel(GUEST_IDTR_BASE, 0);
2289         vmcs_write32(GUEST_IDTR_LIMIT, 0xffff);
2290
2291         vmcs_write32(GUEST_ACTIVITY_STATE, 0);
2292         vmcs_write32(GUEST_INTERRUPTIBILITY_INFO, 0);
2293         vmcs_write32(GUEST_PENDING_DBG_EXCEPTIONS, 0);
2294
2295         guest_write_tsc(0);
2296
2297         /* Special registers */
2298         vmcs_write64(GUEST_IA32_DEBUGCTL, 0);
2299
2300         setup_msrs(vmx);
2301
2302         vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, 0);  /* 22.2.1 */
2303
2304         if (cpu_has_vmx_tpr_shadow()) {
2305                 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR, 0);
2306                 if (vm_need_tpr_shadow(vmx->vcpu.kvm))
2307                         vmcs_write64(VIRTUAL_APIC_PAGE_ADDR,
2308                                 page_to_phys(vmx->vcpu.arch.apic->regs_page));
2309                 vmcs_write32(TPR_THRESHOLD, 0);
2310         }
2311
2312         if (vm_need_virtualize_apic_accesses(vmx->vcpu.kvm))
2313                 vmcs_write64(APIC_ACCESS_ADDR,
2314                              page_to_phys(vmx->vcpu.kvm->arch.apic_access_page));
2315
2316         if (vmx->vpid != 0)
2317                 vmcs_write16(VIRTUAL_PROCESSOR_ID, vmx->vpid);
2318
2319         vmx->vcpu.arch.cr0 = 0x60000010;
2320         vmx_set_cr0(&vmx->vcpu, vmx->vcpu.arch.cr0); /* enter rmode */
2321         vmx_set_cr4(&vmx->vcpu, 0);
2322         vmx_set_efer(&vmx->vcpu, 0);
2323         vmx_fpu_activate(&vmx->vcpu);
2324         update_exception_bitmap(&vmx->vcpu);
2325
2326         vpid_sync_vcpu_all(vmx);
2327
2328         ret = 0;
2329
2330         /* HACK: Don't enable emulation on guest boot/reset */
2331         vmx->emulation_required = 0;
2332
2333 out:
2334         up_read(&vcpu->kvm->slots_lock);
2335         return ret;
2336 }
2337
2338 static void vmx_inject_irq(struct kvm_vcpu *vcpu, int irq)
2339 {
2340         struct vcpu_vmx *vmx = to_vmx(vcpu);
2341
2342         KVMTRACE_1D(INJ_VIRQ, vcpu, (u32)irq, handler);
2343
2344         ++vcpu->stat.irq_injections;
2345         if (vcpu->arch.rmode.active) {
2346                 vmx->rmode.irq.pending = true;
2347                 vmx->rmode.irq.vector = irq;
2348                 vmx->rmode.irq.rip = kvm_rip_read(vcpu);
2349                 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2350                              irq | INTR_TYPE_SOFT_INTR | INTR_INFO_VALID_MASK);
2351                 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
2352                 kvm_rip_write(vcpu, vmx->rmode.irq.rip - 1);
2353                 return;
2354         }
2355         vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2356                         irq | INTR_TYPE_EXT_INTR | INTR_INFO_VALID_MASK);
2357 }
2358
2359 static void vmx_inject_nmi(struct kvm_vcpu *vcpu)
2360 {
2361         vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2362                         INTR_TYPE_NMI_INTR | INTR_INFO_VALID_MASK | NMI_VECTOR);
2363 }
2364
2365 static void vmx_update_window_states(struct kvm_vcpu *vcpu)
2366 {
2367         u32 guest_intr = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO);
2368
2369         vcpu->arch.nmi_window_open =
2370                 !(guest_intr & (GUEST_INTR_STATE_STI |
2371                                 GUEST_INTR_STATE_MOV_SS |
2372                                 GUEST_INTR_STATE_NMI));
2373
2374         vcpu->arch.interrupt_window_open =
2375                 ((vmcs_readl(GUEST_RFLAGS) & X86_EFLAGS_IF) &&
2376                  !(guest_intr & (GUEST_INTR_STATE_STI |
2377                                  GUEST_INTR_STATE_MOV_SS)));
2378 }
2379
2380 static void kvm_do_inject_irq(struct kvm_vcpu *vcpu)
2381 {
2382         int word_index = __ffs(vcpu->arch.irq_summary);
2383         int bit_index = __ffs(vcpu->arch.irq_pending[word_index]);
2384         int irq = word_index * BITS_PER_LONG + bit_index;
2385
2386         clear_bit(bit_index, &vcpu->arch.irq_pending[word_index]);
2387         if (!vcpu->arch.irq_pending[word_index])
2388                 clear_bit(word_index, &vcpu->arch.irq_summary);
2389         kvm_queue_interrupt(vcpu, irq);
2390 }
2391
2392 static void do_interrupt_requests(struct kvm_vcpu *vcpu,
2393                                        struct kvm_run *kvm_run)
2394 {
2395         u32 cpu_based_vm_exec_control;
2396
2397         vmx_update_window_states(vcpu);
2398
2399         if (vcpu->arch.interrupt_window_open &&
2400             vcpu->arch.irq_summary && !vcpu->arch.interrupt.pending)
2401                 kvm_do_inject_irq(vcpu);
2402
2403         if (vcpu->arch.interrupt_window_open && vcpu->arch.interrupt.pending)
2404                 vmx_inject_irq(vcpu, vcpu->arch.interrupt.nr);
2405
2406         cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2407         if (!vcpu->arch.interrupt_window_open &&
2408             (vcpu->arch.irq_summary || kvm_run->request_interrupt_window))
2409                 /*
2410                  * Interrupts blocked.  Wait for unblock.
2411                  */
2412                 cpu_based_vm_exec_control |= CPU_BASED_VIRTUAL_INTR_PENDING;
2413         else
2414                 cpu_based_vm_exec_control &= ~CPU_BASED_VIRTUAL_INTR_PENDING;
2415         vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2416 }
2417
2418 static int vmx_set_tss_addr(struct kvm *kvm, unsigned int addr)
2419 {
2420         int ret;
2421         struct kvm_userspace_memory_region tss_mem = {
2422                 .slot = 8,
2423                 .guest_phys_addr = addr,
2424                 .memory_size = PAGE_SIZE * 3,
2425                 .flags = 0,
2426         };
2427
2428         ret = kvm_set_memory_region(kvm, &tss_mem, 0);
2429         if (ret)
2430                 return ret;
2431         kvm->arch.tss_addr = addr;
2432         return 0;
2433 }
2434
2435 static void kvm_guest_debug_pre(struct kvm_vcpu *vcpu)
2436 {
2437         struct kvm_guest_debug *dbg = &vcpu->guest_debug;
2438
2439         set_debugreg(dbg->bp[0], 0);
2440         set_debugreg(dbg->bp[1], 1);
2441         set_debugreg(dbg->bp[2], 2);
2442         set_debugreg(dbg->bp[3], 3);
2443
2444         if (dbg->singlestep) {
2445                 unsigned long flags;
2446
2447                 flags = vmcs_readl(GUEST_RFLAGS);
2448                 flags |= X86_EFLAGS_TF | X86_EFLAGS_RF;
2449                 vmcs_writel(GUEST_RFLAGS, flags);
2450         }
2451 }
2452
2453 static int handle_rmode_exception(struct kvm_vcpu *vcpu,
2454                                   int vec, u32 err_code)
2455 {
2456         /*
2457          * Instruction with address size override prefix opcode 0x67
2458          * Cause the #SS fault with 0 error code in VM86 mode.
2459          */
2460         if (((vec == GP_VECTOR) || (vec == SS_VECTOR)) && err_code == 0)
2461                 if (emulate_instruction(vcpu, NULL, 0, 0, 0) == EMULATE_DONE)
2462                         return 1;
2463         /*
2464          * Forward all other exceptions that are valid in real mode.
2465          * FIXME: Breaks guest debugging in real mode, needs to be fixed with
2466          *        the required debugging infrastructure rework.
2467          */
2468         switch (vec) {
2469         case DE_VECTOR:
2470         case DB_VECTOR:
2471         case BP_VECTOR:
2472         case OF_VECTOR:
2473         case BR_VECTOR:
2474         case UD_VECTOR:
2475         case DF_VECTOR:
2476         case SS_VECTOR:
2477         case GP_VECTOR:
2478         case MF_VECTOR:
2479                 kvm_queue_exception(vcpu, vec);
2480                 return 1;
2481         }
2482         return 0;
2483 }
2484
2485 static int handle_exception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2486 {
2487         struct vcpu_vmx *vmx = to_vmx(vcpu);
2488         u32 intr_info, error_code;
2489         unsigned long cr2, rip;
2490         u32 vect_info;
2491         enum emulation_result er;
2492
2493         vect_info = vmx->idt_vectoring_info;
2494         intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
2495
2496         if ((vect_info & VECTORING_INFO_VALID_MASK) &&
2497                                                 !is_page_fault(intr_info))
2498                 printk(KERN_ERR "%s: unexpected, vectoring info 0x%x "
2499                        "intr info 0x%x\n", __func__, vect_info, intr_info);
2500
2501         if (!irqchip_in_kernel(vcpu->kvm) && is_external_interrupt(vect_info)) {
2502                 int irq = vect_info & VECTORING_INFO_VECTOR_MASK;
2503                 set_bit(irq, vcpu->arch.irq_pending);
2504                 set_bit(irq / BITS_PER_LONG, &vcpu->arch.irq_summary);
2505         }
2506
2507         if ((intr_info & INTR_INFO_INTR_TYPE_MASK) == INTR_TYPE_NMI_INTR)
2508                 return 1;  /* already handled by vmx_vcpu_run() */
2509
2510         if (is_no_device(intr_info)) {
2511                 vmx_fpu_activate(vcpu);
2512                 return 1;
2513         }
2514
2515         if (is_invalid_opcode(intr_info)) {
2516                 er = emulate_instruction(vcpu, kvm_run, 0, 0, EMULTYPE_TRAP_UD);
2517                 if (er != EMULATE_DONE)
2518                         kvm_queue_exception(vcpu, UD_VECTOR);
2519                 return 1;
2520         }
2521
2522         error_code = 0;
2523         rip = kvm_rip_read(vcpu);
2524         if (intr_info & INTR_INFO_DELIVER_CODE_MASK)
2525                 error_code = vmcs_read32(VM_EXIT_INTR_ERROR_CODE);
2526         if (is_page_fault(intr_info)) {
2527                 /* EPT won't cause page fault directly */
2528                 if (vm_need_ept())
2529                         BUG();
2530                 cr2 = vmcs_readl(EXIT_QUALIFICATION);
2531                 KVMTRACE_3D(PAGE_FAULT, vcpu, error_code, (u32)cr2,
2532                             (u32)((u64)cr2 >> 32), handler);
2533                 if (vcpu->arch.interrupt.pending || vcpu->arch.exception.pending)
2534                         kvm_mmu_unprotect_page_virt(vcpu, cr2);
2535                 return kvm_mmu_page_fault(vcpu, cr2, error_code);
2536         }
2537
2538         if (vcpu->arch.rmode.active &&
2539             handle_rmode_exception(vcpu, intr_info & INTR_INFO_VECTOR_MASK,
2540                                                                 error_code)) {
2541                 if (vcpu->arch.halt_request) {
2542                         vcpu->arch.halt_request = 0;
2543                         return kvm_emulate_halt(vcpu);
2544                 }
2545                 return 1;
2546         }
2547
2548         if ((intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK)) ==
2549             (INTR_TYPE_EXCEPTION | 1)) {
2550                 kvm_run->exit_reason = KVM_EXIT_DEBUG;
2551                 return 0;
2552         }
2553         kvm_run->exit_reason = KVM_EXIT_EXCEPTION;
2554         kvm_run->ex.exception = intr_info & INTR_INFO_VECTOR_MASK;
2555         kvm_run->ex.error_code = error_code;
2556         return 0;
2557 }
2558
2559 static int handle_external_interrupt(struct kvm_vcpu *vcpu,
2560                                      struct kvm_run *kvm_run)
2561 {
2562         ++vcpu->stat.irq_exits;
2563         KVMTRACE_1D(INTR, vcpu, vmcs_read32(VM_EXIT_INTR_INFO), handler);
2564         return 1;
2565 }
2566
2567 static int handle_triple_fault(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2568 {
2569         kvm_run->exit_reason = KVM_EXIT_SHUTDOWN;
2570         return 0;
2571 }
2572
2573 static int handle_io(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2574 {
2575         unsigned long exit_qualification;
2576         int size, down, in, string, rep;
2577         unsigned port;
2578
2579         ++vcpu->stat.io_exits;
2580         exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
2581         string = (exit_qualification & 16) != 0;
2582
2583         if (string) {
2584                 if (emulate_instruction(vcpu,
2585                                         kvm_run, 0, 0, 0) == EMULATE_DO_MMIO)
2586                         return 0;
2587                 return 1;
2588         }
2589
2590         size = (exit_qualification & 7) + 1;
2591         in = (exit_qualification & 8) != 0;
2592         down = (vmcs_readl(GUEST_RFLAGS) & X86_EFLAGS_DF) != 0;
2593         rep = (exit_qualification & 32) != 0;
2594         port = exit_qualification >> 16;
2595
2596         return kvm_emulate_pio(vcpu, kvm_run, in, size, port);
2597 }
2598
2599 static void
2600 vmx_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall)
2601 {
2602         /*
2603          * Patch in the VMCALL instruction:
2604          */
2605         hypercall[0] = 0x0f;
2606         hypercall[1] = 0x01;
2607         hypercall[2] = 0xc1;
2608 }
2609
2610 static int handle_cr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2611 {
2612         unsigned long exit_qualification;
2613         int cr;
2614         int reg;
2615
2616         exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
2617         cr = exit_qualification & 15;
2618         reg = (exit_qualification >> 8) & 15;
2619         switch ((exit_qualification >> 4) & 3) {
2620         case 0: /* mov to cr */
2621                 KVMTRACE_3D(CR_WRITE, vcpu, (u32)cr,
2622                             (u32)kvm_register_read(vcpu, reg),
2623                             (u32)((u64)kvm_register_read(vcpu, reg) >> 32),
2624                             handler);
2625                 switch (cr) {
2626                 case 0:
2627                         kvm_set_cr0(vcpu, kvm_register_read(vcpu, reg));
2628                         skip_emulated_instruction(vcpu);
2629                         return 1;
2630                 case 3:
2631                         kvm_set_cr3(vcpu, kvm_register_read(vcpu, reg));
2632                         skip_emulated_instruction(vcpu);
2633                         return 1;
2634                 case 4:
2635                         kvm_set_cr4(vcpu, kvm_register_read(vcpu, reg));
2636                         skip_emulated_instruction(vcpu);
2637                         return 1;
2638                 case 8:
2639                         kvm_set_cr8(vcpu, kvm_register_read(vcpu, reg));
2640                         skip_emulated_instruction(vcpu);
2641                         if (irqchip_in_kernel(vcpu->kvm))
2642                                 return 1;
2643                         kvm_run->exit_reason = KVM_EXIT_SET_TPR;
2644                         return 0;
2645                 };
2646                 break;
2647         case 2: /* clts */
2648                 vmx_fpu_deactivate(vcpu);
2649                 vcpu->arch.cr0 &= ~X86_CR0_TS;
2650                 vmcs_writel(CR0_READ_SHADOW, vcpu->arch.cr0);
2651                 vmx_fpu_activate(vcpu);
2652                 KVMTRACE_0D(CLTS, vcpu, handler);
2653                 skip_emulated_instruction(vcpu);
2654                 return 1;
2655         case 1: /*mov from cr*/
2656                 switch (cr) {
2657                 case 3:
2658                         kvm_register_write(vcpu, reg, vcpu->arch.cr3);
2659                         KVMTRACE_3D(CR_READ, vcpu, (u32)cr,
2660                                     (u32)kvm_register_read(vcpu, reg),
2661                                     (u32)((u64)kvm_register_read(vcpu, reg) >> 32),
2662                                     handler);
2663                         skip_emulated_instruction(vcpu);
2664                         return 1;
2665                 case 8:
2666                         kvm_register_write(vcpu, reg, kvm_get_cr8(vcpu));
2667                         KVMTRACE_2D(CR_READ, vcpu, (u32)cr,
2668                                     (u32)kvm_register_read(vcpu, reg), handler);
2669                         skip_emulated_instruction(vcpu);
2670                         return 1;
2671                 }
2672                 break;
2673         case 3: /* lmsw */
2674                 kvm_lmsw(vcpu, (exit_qualification >> LMSW_SOURCE_DATA_SHIFT) & 0x0f);
2675
2676                 skip_emulated_instruction(vcpu);
2677                 return 1;
2678         default:
2679                 break;
2680         }
2681         kvm_run->exit_reason = 0;
2682         pr_unimpl(vcpu, "unhandled control register: op %d cr %d\n",
2683                (int)(exit_qualification >> 4) & 3, cr);
2684         return 0;
2685 }
2686
2687 static int handle_dr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2688 {
2689         unsigned long exit_qualification;
2690         unsigned long val;
2691         int dr, reg;
2692
2693         /*
2694          * FIXME: this code assumes the host is debugging the guest.
2695          *        need to deal with guest debugging itself too.
2696          */
2697         exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
2698         dr = exit_qualification & 7;
2699         reg = (exit_qualification >> 8) & 15;
2700         if (exit_qualification & 16) {
2701                 /* mov from dr */
2702                 switch (dr) {
2703                 case 6:
2704                         val = 0xffff0ff0;
2705                         break;
2706                 case 7:
2707                         val = 0x400;
2708                         break;
2709                 default:
2710                         val = 0;
2711                 }
2712                 kvm_register_write(vcpu, reg, val);
2713                 KVMTRACE_2D(DR_READ, vcpu, (u32)dr, (u32)val, handler);
2714         } else {
2715                 /* mov to dr */
2716         }
2717         skip_emulated_instruction(vcpu);
2718         return 1;
2719 }
2720
2721 static int handle_cpuid(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2722 {
2723         kvm_emulate_cpuid(vcpu);
2724         return 1;
2725 }
2726
2727 static int handle_rdmsr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2728 {
2729         u32 ecx = vcpu->arch.regs[VCPU_REGS_RCX];
2730         u64 data;
2731
2732         if (vmx_get_msr(vcpu, ecx, &data)) {
2733                 kvm_inject_gp(vcpu, 0);
2734                 return 1;
2735         }
2736
2737         KVMTRACE_3D(MSR_READ, vcpu, ecx, (u32)data, (u32)(data >> 32),
2738                     handler);
2739
2740         /* FIXME: handling of bits 32:63 of rax, rdx */
2741         vcpu->arch.regs[VCPU_REGS_RAX] = data & -1u;
2742         vcpu->arch.regs[VCPU_REGS_RDX] = (data >> 32) & -1u;
2743         skip_emulated_instruction(vcpu);
2744         return 1;
2745 }
2746
2747 static int handle_wrmsr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2748 {
2749         u32 ecx = vcpu->arch.regs[VCPU_REGS_RCX];
2750         u64 data = (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)
2751                 | ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32);
2752
2753         KVMTRACE_3D(MSR_WRITE, vcpu, ecx, (u32)data, (u32)(data >> 32),
2754                     handler);
2755
2756         if (vmx_set_msr(vcpu, ecx, data) != 0) {
2757                 kvm_inject_gp(vcpu, 0);
2758                 return 1;
2759         }
2760
2761         skip_emulated_instruction(vcpu);
2762         return 1;
2763 }
2764
2765 static int handle_tpr_below_threshold(struct kvm_vcpu *vcpu,
2766                                       struct kvm_run *kvm_run)
2767 {
2768         return 1;
2769 }
2770
2771 static int handle_interrupt_window(struct kvm_vcpu *vcpu,
2772                                    struct kvm_run *kvm_run)
2773 {
2774         u32 cpu_based_vm_exec_control;
2775
2776         /* clear pending irq */
2777         cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2778         cpu_based_vm_exec_control &= ~CPU_BASED_VIRTUAL_INTR_PENDING;
2779         vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2780
2781         KVMTRACE_0D(PEND_INTR, vcpu, handler);
2782         ++vcpu->stat.irq_window_exits;
2783
2784         /*
2785          * If the user space waits to inject interrupts, exit as soon as
2786          * possible
2787          */
2788         if (kvm_run->request_interrupt_window &&
2789             !vcpu->arch.irq_summary) {
2790                 kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
2791                 return 0;
2792         }
2793         return 1;
2794 }
2795
2796 static int handle_halt(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2797 {
2798         skip_emulated_instruction(vcpu);
2799         return kvm_emulate_halt(vcpu);
2800 }
2801
2802 static int handle_vmcall(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2803 {
2804         skip_emulated_instruction(vcpu);
2805         kvm_emulate_hypercall(vcpu);
2806         return 1;
2807 }
2808
2809 static int handle_invlpg(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2810 {
2811         u64 exit_qualification = vmcs_read64(EXIT_QUALIFICATION);
2812
2813         kvm_mmu_invlpg(vcpu, exit_qualification);
2814         skip_emulated_instruction(vcpu);
2815         return 1;
2816 }
2817
2818 static int handle_wbinvd(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2819 {
2820         skip_emulated_instruction(vcpu);
2821         /* TODO: Add support for VT-d/pass-through device */
2822         return 1;
2823 }
2824
2825 static int handle_apic_access(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2826 {
2827         u64 exit_qualification;
2828         enum emulation_result er;
2829         unsigned long offset;
2830
2831         exit_qualification = vmcs_read64(EXIT_QUALIFICATION);
2832         offset = exit_qualification & 0xffful;
2833
2834         er = emulate_instruction(vcpu, kvm_run, 0, 0, 0);
2835
2836         if (er !=  EMULATE_DONE) {
2837                 printk(KERN_ERR
2838                        "Fail to handle apic access vmexit! Offset is 0x%lx\n",
2839                        offset);
2840                 return -ENOTSUPP;
2841         }
2842         return 1;
2843 }
2844
2845 static int handle_task_switch(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2846 {
2847         struct vcpu_vmx *vmx = to_vmx(vcpu);
2848         unsigned long exit_qualification;
2849         u16 tss_selector;
2850         int reason;
2851
2852         exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
2853
2854         reason = (u32)exit_qualification >> 30;
2855         if (reason == TASK_SWITCH_GATE && vmx->vcpu.arch.nmi_injected &&
2856             (vmx->idt_vectoring_info & VECTORING_INFO_VALID_MASK) &&
2857             (vmx->idt_vectoring_info & VECTORING_INFO_TYPE_MASK)
2858             == INTR_TYPE_NMI_INTR) {
2859                 vcpu->arch.nmi_injected = false;
2860                 if (cpu_has_virtual_nmis())
2861                         vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
2862                                       GUEST_INTR_STATE_NMI);
2863         }
2864         tss_selector = exit_qualification;
2865
2866         return kvm_task_switch(vcpu, tss_selector, reason);
2867 }
2868
2869 static int handle_ept_violation(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2870 {
2871         u64 exit_qualification;
2872         enum emulation_result er;
2873         gpa_t gpa;
2874         unsigned long hva;
2875         int gla_validity;
2876         int r;
2877
2878         exit_qualification = vmcs_read64(EXIT_QUALIFICATION);
2879
2880         if (exit_qualification & (1 << 6)) {
2881                 printk(KERN_ERR "EPT: GPA exceeds GAW!\n");
2882                 return -ENOTSUPP;
2883         }
2884
2885         gla_validity = (exit_qualification >> 7) & 0x3;
2886         if (gla_validity != 0x3 && gla_validity != 0x1 && gla_validity != 0) {
2887                 printk(KERN_ERR "EPT: Handling EPT violation failed!\n");
2888                 printk(KERN_ERR "EPT: GPA: 0x%lx, GVA: 0x%lx\n",
2889                         (long unsigned int)vmcs_read64(GUEST_PHYSICAL_ADDRESS),
2890                         (long unsigned int)vmcs_read64(GUEST_LINEAR_ADDRESS));
2891                 printk(KERN_ERR "EPT: Exit qualification is 0x%lx\n",
2892                         (long unsigned int)exit_qualification);
2893                 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
2894                 kvm_run->hw.hardware_exit_reason = 0;
2895                 return -ENOTSUPP;
2896         }
2897
2898         gpa = vmcs_read64(GUEST_PHYSICAL_ADDRESS);
2899         hva = gfn_to_hva(vcpu->kvm, gpa >> PAGE_SHIFT);
2900         if (!kvm_is_error_hva(hva)) {
2901                 r = kvm_mmu_page_fault(vcpu, gpa & PAGE_MASK, 0);
2902                 if (r < 0) {
2903                         printk(KERN_ERR "EPT: Not enough memory!\n");
2904                         return -ENOMEM;
2905                 }
2906                 return 1;
2907         } else {
2908                 /* must be MMIO */
2909                 er = emulate_instruction(vcpu, kvm_run, 0, 0, 0);
2910
2911                 if (er == EMULATE_FAIL) {
2912                         printk(KERN_ERR
2913                          "EPT: Fail to handle EPT violation vmexit!er is %d\n",
2914                          er);
2915                         printk(KERN_ERR "EPT: GPA: 0x%lx, GVA: 0x%lx\n",
2916                          (long unsigned int)vmcs_read64(GUEST_PHYSICAL_ADDRESS),
2917                          (long unsigned int)vmcs_read64(GUEST_LINEAR_ADDRESS));
2918                         printk(KERN_ERR "EPT: Exit qualification is 0x%lx\n",
2919                                 (long unsigned int)exit_qualification);
2920                         return -ENOTSUPP;
2921                 } else if (er == EMULATE_DO_MMIO)
2922                         return 0;
2923         }
2924         return 1;
2925 }
2926
2927 static int handle_nmi_window(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2928 {
2929         u32 cpu_based_vm_exec_control;
2930
2931         /* clear pending NMI */
2932         cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2933         cpu_based_vm_exec_control &= ~CPU_BASED_VIRTUAL_NMI_PENDING;
2934         vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2935         ++vcpu->stat.nmi_window_exits;
2936
2937         return 1;
2938 }
2939
2940 static void handle_invalid_guest_state(struct kvm_vcpu *vcpu,
2941                                 struct kvm_run *kvm_run)
2942 {
2943         struct vcpu_vmx *vmx = to_vmx(vcpu);
2944         int err;
2945
2946         preempt_enable();
2947         local_irq_enable();
2948
2949         while (!guest_state_valid(vcpu)) {
2950                 err = emulate_instruction(vcpu, kvm_run, 0, 0, 0);
2951
2952                 switch (err) {
2953                         case EMULATE_DONE:
2954                                 break;
2955                         case EMULATE_DO_MMIO:
2956                                 kvm_report_emulation_failure(vcpu, "mmio");
2957                                 /* TODO: Handle MMIO */
2958                                 return;
2959                         default:
2960                                 kvm_report_emulation_failure(vcpu, "emulation failure");
2961                                 return;
2962                 }
2963
2964                 if (signal_pending(current))
2965                         break;
2966                 if (need_resched())
2967                         schedule();
2968         }
2969
2970         local_irq_disable();
2971         preempt_disable();
2972
2973         /* Guest state should be valid now, no more emulation should be needed */
2974         vmx->emulation_required = 0;
2975 }
2976
2977 /*
2978  * The exit handlers return 1 if the exit was handled fully and guest execution
2979  * may resume.  Otherwise they set the kvm_run parameter to indicate what needs
2980  * to be done to userspace and return 0.
2981  */
2982 static int (*kvm_vmx_exit_handlers[])(struct kvm_vcpu *vcpu,
2983                                       struct kvm_run *kvm_run) = {
2984         [EXIT_REASON_EXCEPTION_NMI]           = handle_exception,
2985         [EXIT_REASON_EXTERNAL_INTERRUPT]      = handle_external_interrupt,
2986         [EXIT_REASON_TRIPLE_FAULT]            = handle_triple_fault,
2987         [EXIT_REASON_NMI_WINDOW]              = handle_nmi_window,
2988         [EXIT_REASON_IO_INSTRUCTION]          = handle_io,
2989         [EXIT_REASON_CR_ACCESS]               = handle_cr,
2990         [EXIT_REASON_DR_ACCESS]               = handle_dr,
2991         [EXIT_REASON_CPUID]                   = handle_cpuid,
2992         [EXIT_REASON_MSR_READ]                = handle_rdmsr,
2993         [EXIT_REASON_MSR_WRITE]               = handle_wrmsr,
2994         [EXIT_REASON_PENDING_INTERRUPT]       = handle_interrupt_window,
2995         [EXIT_REASON_HLT]                     = handle_halt,
2996         [EXIT_REASON_INVLPG]                  = handle_invlpg,
2997         [EXIT_REASON_VMCALL]                  = handle_vmcall,
2998         [EXIT_REASON_TPR_BELOW_THRESHOLD]     = handle_tpr_below_threshold,
2999         [EXIT_REASON_APIC_ACCESS]             = handle_apic_access,
3000         [EXIT_REASON_WBINVD]                  = handle_wbinvd,
3001         [EXIT_REASON_TASK_SWITCH]             = handle_task_switch,
3002         [EXIT_REASON_EPT_VIOLATION]           = handle_ept_violation,
3003 };
3004
3005 static const int kvm_vmx_max_exit_handlers =
3006         ARRAY_SIZE(kvm_vmx_exit_handlers);
3007
3008 /*
3009  * The guest has exited.  See if we can fix it or if we need userspace
3010  * assistance.
3011  */
3012 static int kvm_handle_exit(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu)
3013 {
3014         u32 exit_reason = vmcs_read32(VM_EXIT_REASON);
3015         struct vcpu_vmx *vmx = to_vmx(vcpu);
3016         u32 vectoring_info = vmx->idt_vectoring_info;
3017
3018         KVMTRACE_3D(VMEXIT, vcpu, exit_reason, (u32)kvm_rip_read(vcpu),
3019                     (u32)((u64)kvm_rip_read(vcpu) >> 32), entryexit);
3020
3021         /* Access CR3 don't cause VMExit in paging mode, so we need
3022          * to sync with guest real CR3. */
3023         if (vm_need_ept() && is_paging(vcpu)) {
3024                 vcpu->arch.cr3 = vmcs_readl(GUEST_CR3);
3025                 ept_load_pdptrs(vcpu);
3026         }
3027
3028         if (unlikely(vmx->fail)) {
3029                 kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY;
3030                 kvm_run->fail_entry.hardware_entry_failure_reason
3031                         = vmcs_read32(VM_INSTRUCTION_ERROR);
3032                 return 0;
3033         }
3034
3035         if ((vectoring_info & VECTORING_INFO_VALID_MASK) &&
3036                         (exit_reason != EXIT_REASON_EXCEPTION_NMI &&
3037                         exit_reason != EXIT_REASON_EPT_VIOLATION &&
3038                         exit_reason != EXIT_REASON_TASK_SWITCH))
3039                 printk(KERN_WARNING "%s: unexpected, valid vectoring info "
3040                        "(0x%x) and exit reason is 0x%x\n",
3041                        __func__, vectoring_info, exit_reason);
3042         if (exit_reason < kvm_vmx_max_exit_handlers
3043             && kvm_vmx_exit_handlers[exit_reason])
3044                 return kvm_vmx_exit_handlers[exit_reason](vcpu, kvm_run);
3045         else {
3046                 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
3047                 kvm_run->hw.hardware_exit_reason = exit_reason;
3048         }
3049         return 0;
3050 }
3051
3052 static void update_tpr_threshold(struct kvm_vcpu *vcpu)
3053 {
3054         int max_irr, tpr;
3055
3056         if (!vm_need_tpr_shadow(vcpu->kvm))
3057                 return;
3058
3059         if (!kvm_lapic_enabled(vcpu) ||
3060             ((max_irr = kvm_lapic_find_highest_irr(vcpu)) == -1)) {
3061                 vmcs_write32(TPR_THRESHOLD, 0);
3062                 return;
3063         }
3064
3065         tpr = (kvm_lapic_get_cr8(vcpu) & 0x0f) << 4;
3066         vmcs_write32(TPR_THRESHOLD, (max_irr > tpr) ? tpr >> 4 : max_irr >> 4);
3067 }
3068
3069 static void enable_irq_window(struct kvm_vcpu *vcpu)
3070 {
3071         u32 cpu_based_vm_exec_control;
3072
3073         cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
3074         cpu_based_vm_exec_control |= CPU_BASED_VIRTUAL_INTR_PENDING;
3075         vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
3076 }
3077
3078 static void enable_nmi_window(struct kvm_vcpu *vcpu)
3079 {
3080         u32 cpu_based_vm_exec_control;
3081
3082         if (!cpu_has_virtual_nmis())
3083                 return;
3084
3085         cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
3086         cpu_based_vm_exec_control |= CPU_BASED_VIRTUAL_NMI_PENDING;
3087         vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
3088 }
3089
3090 static void enable_intr_window(struct kvm_vcpu *vcpu)
3091 {
3092         if (vcpu->arch.nmi_pending)
3093                 enable_nmi_window(vcpu);
3094         else if (kvm_cpu_has_interrupt(vcpu))
3095                 enable_irq_window(vcpu);
3096 }
3097
3098 static void vmx_complete_interrupts(struct vcpu_vmx *vmx)
3099 {
3100         u32 exit_intr_info;
3101         u32 idt_vectoring_info;
3102         bool unblock_nmi;
3103         u8 vector;
3104         int type;
3105         bool idtv_info_valid;
3106         u32 error;
3107
3108         exit_intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
3109         if (cpu_has_virtual_nmis()) {
3110                 unblock_nmi = (exit_intr_info & INTR_INFO_UNBLOCK_NMI) != 0;
3111                 vector = exit_intr_info & INTR_INFO_VECTOR_MASK;
3112                 /*
3113                  * SDM 3: 25.7.1.2
3114                  * Re-set bit "block by NMI" before VM entry if vmexit caused by
3115                  * a guest IRET fault.
3116                  */
3117                 if (unblock_nmi && vector != DF_VECTOR)
3118                         vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
3119                                       GUEST_INTR_STATE_NMI);
3120         }
3121
3122         idt_vectoring_info = vmx->idt_vectoring_info;
3123         idtv_info_valid = idt_vectoring_info & VECTORING_INFO_VALID_MASK;
3124         vector = idt_vectoring_info & VECTORING_INFO_VECTOR_MASK;
3125         type = idt_vectoring_info & VECTORING_INFO_TYPE_MASK;
3126         if (vmx->vcpu.arch.nmi_injected) {
3127                 /*
3128                  * SDM 3: 25.7.1.2
3129                  * Clear bit "block by NMI" before VM entry if a NMI delivery
3130                  * faulted.
3131                  */
3132                 if (idtv_info_valid && type == INTR_TYPE_NMI_INTR)
3133                         vmcs_clear_bits(GUEST_INTERRUPTIBILITY_INFO,
3134                                         GUEST_INTR_STATE_NMI);
3135                 else
3136                         vmx->vcpu.arch.nmi_injected = false;
3137         }
3138         kvm_clear_exception_queue(&vmx->vcpu);
3139         if (idtv_info_valid && type == INTR_TYPE_EXCEPTION) {
3140                 if (idt_vectoring_info & VECTORING_INFO_DELIVER_CODE_MASK) {
3141                         error = vmcs_read32(IDT_VECTORING_ERROR_CODE);
3142                         kvm_queue_exception_e(&vmx->vcpu, vector, error);
3143                 } else
3144                         kvm_queue_exception(&vmx->vcpu, vector);
3145                 vmx->idt_vectoring_info = 0;
3146         }
3147         kvm_clear_interrupt_queue(&vmx->vcpu);
3148         if (idtv_info_valid && type == INTR_TYPE_EXT_INTR) {
3149                 kvm_queue_interrupt(&vmx->vcpu, vector);
3150                 vmx->idt_vectoring_info = 0;
3151         }
3152 }
3153
3154 static void vmx_intr_assist(struct kvm_vcpu *vcpu)
3155 {
3156         update_tpr_threshold(vcpu);
3157
3158         vmx_update_window_states(vcpu);
3159
3160         if (cpu_has_virtual_nmis()) {
3161                 if (vcpu->arch.nmi_pending && !vcpu->arch.nmi_injected) {
3162                         if (vcpu->arch.interrupt.pending) {
3163                                 enable_nmi_window(vcpu);
3164                         } else if (vcpu->arch.nmi_window_open) {
3165                                 vcpu->arch.nmi_pending = false;
3166                                 vcpu->arch.nmi_injected = true;
3167                         } else {
3168                                 enable_intr_window(vcpu);
3169                                 return;
3170                         }
3171                 }
3172                 if (vcpu->arch.nmi_injected) {
3173                         vmx_inject_nmi(vcpu);
3174                         enable_intr_window(vcpu);
3175                         return;
3176                 }
3177         }
3178         if (!vcpu->arch.interrupt.pending && kvm_cpu_has_interrupt(vcpu)) {
3179                 if (vcpu->arch.interrupt_window_open)
3180                         kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu));
3181                 else
3182                         enable_irq_window(vcpu);
3183         }
3184         if (vcpu->arch.interrupt.pending) {
3185                 vmx_inject_irq(vcpu, vcpu->arch.interrupt.nr);
3186                 kvm_timer_intr_post(vcpu, vcpu->arch.interrupt.nr);
3187         }
3188 }
3189
3190 /*
3191  * Failure to inject an interrupt should give us the information
3192  * in IDT_VECTORING_INFO_FIELD.  However, if the failure occurs
3193  * when fetching the interrupt redirection bitmap in the real-mode
3194  * tss, this doesn't happen.  So we do it ourselves.
3195  */
3196 static void fixup_rmode_irq(struct vcpu_vmx *vmx)
3197 {
3198         vmx->rmode.irq.pending = 0;
3199         if (kvm_rip_read(&vmx->vcpu) + 1 != vmx->rmode.irq.rip)
3200                 return;
3201         kvm_rip_write(&vmx->vcpu, vmx->rmode.irq.rip);
3202         if (vmx->idt_vectoring_info & VECTORING_INFO_VALID_MASK) {
3203                 vmx->idt_vectoring_info &= ~VECTORING_INFO_TYPE_MASK;
3204                 vmx->idt_vectoring_info |= INTR_TYPE_EXT_INTR;
3205                 return;
3206         }
3207         vmx->idt_vectoring_info =
3208                 VECTORING_INFO_VALID_MASK
3209                 | INTR_TYPE_EXT_INTR
3210                 | vmx->rmode.irq.vector;
3211 }
3212
3213 #ifdef CONFIG_X86_64
3214 #define R "r"
3215 #define Q "q"
3216 #else
3217 #define R "e"
3218 #define Q "l"
3219 #endif
3220
3221 static void vmx_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
3222 {
3223         struct vcpu_vmx *vmx = to_vmx(vcpu);
3224         u32 intr_info;
3225
3226         /* Handle invalid guest state instead of entering VMX */
3227         if (vmx->emulation_required && emulate_invalid_guest_state) {
3228                 handle_invalid_guest_state(vcpu, kvm_run);
3229                 return;
3230         }
3231
3232         if (test_bit(VCPU_REGS_RSP, (unsigned long *)&vcpu->arch.regs_dirty))
3233                 vmcs_writel(GUEST_RSP, vcpu->arch.regs[VCPU_REGS_RSP]);
3234         if (test_bit(VCPU_REGS_RIP, (unsigned long *)&vcpu->arch.regs_dirty))
3235                 vmcs_writel(GUEST_RIP, vcpu->arch.regs[VCPU_REGS_RIP]);
3236
3237         /*
3238          * Loading guest fpu may have cleared host cr0.ts
3239          */
3240         vmcs_writel(HOST_CR0, read_cr0());
3241
3242         asm(
3243                 /* Store host registers */
3244                 "push %%"R"dx; push %%"R"bp;"
3245                 "push %%"R"cx \n\t"
3246                 "cmp %%"R"sp, %c[host_rsp](%0) \n\t"
3247                 "je 1f \n\t"
3248                 "mov %%"R"sp, %c[host_rsp](%0) \n\t"
3249                 __ex(ASM_VMX_VMWRITE_RSP_RDX) "\n\t"
3250                 "1: \n\t"
3251                 /* Check if vmlaunch of vmresume is needed */
3252                 "cmpl $0, %c[launched](%0) \n\t"
3253                 /* Load guest registers.  Don't clobber flags. */
3254                 "mov %c[cr2](%0), %%"R"ax \n\t"
3255                 "mov %%"R"ax, %%cr2 \n\t"
3256                 "mov %c[rax](%0), %%"R"ax \n\t"
3257                 "mov %c[rbx](%0), %%"R"bx \n\t"
3258                 "mov %c[rdx](%0), %%"R"dx \n\t"
3259                 "mov %c[rsi](%0), %%"R"si \n\t"
3260                 "mov %c[rdi](%0), %%"R"di \n\t"
3261                 "mov %c[rbp](%0), %%"R"bp \n\t"
3262 #ifdef CONFIG_X86_64
3263                 "mov %c[r8](%0),  %%r8  \n\t"
3264                 "mov %c[r9](%0),  %%r9  \n\t"
3265                 "mov %c[r10](%0), %%r10 \n\t"
3266                 "mov %c[r11](%0), %%r11 \n\t"
3267                 "mov %c[r12](%0), %%r12 \n\t"
3268                 "mov %c[r13](%0), %%r13 \n\t"
3269                 "mov %c[r14](%0), %%r14 \n\t"
3270                 "mov %c[r15](%0), %%r15 \n\t"
3271 #endif
3272                 "mov %c[rcx](%0), %%"R"cx \n\t" /* kills %0 (ecx) */
3273
3274                 /* Enter guest mode */
3275                 "jne .Llaunched \n\t"
3276                 __ex(ASM_VMX_VMLAUNCH) "\n\t"
3277                 "jmp .Lkvm_vmx_return \n\t"
3278                 ".Llaunched: " __ex(ASM_VMX_VMRESUME) "\n\t"
3279                 ".Lkvm_vmx_return: "
3280                 /* Save guest registers, load host registers, keep flags */
3281                 "xchg %0,     (%%"R"sp) \n\t"
3282                 "mov %%"R"ax, %c[rax](%0) \n\t"
3283                 "mov %%"R"bx, %c[rbx](%0) \n\t"
3284                 "push"Q" (%%"R"sp); pop"Q" %c[rcx](%0) \n\t"
3285                 "mov %%"R"dx, %c[rdx](%0) \n\t"
3286                 "mov %%"R"si, %c[rsi](%0) \n\t"
3287                 "mov %%"R"di, %c[rdi](%0) \n\t"
3288                 "mov %%"R"bp, %c[rbp](%0) \n\t"
3289 #ifdef CONFIG_X86_64
3290                 "mov %%r8,  %c[r8](%0) \n\t"
3291                 "mov %%r9,  %c[r9](%0) \n\t"
3292                 "mov %%r10, %c[r10](%0) \n\t"
3293                 "mov %%r11, %c[r11](%0) \n\t"
3294                 "mov %%r12, %c[r12](%0) \n\t"
3295                 "mov %%r13, %c[r13](%0) \n\t"
3296                 "mov %%r14, %c[r14](%0) \n\t"
3297                 "mov %%r15, %c[r15](%0) \n\t"
3298 #endif
3299                 "mov %%cr2, %%"R"ax   \n\t"
3300                 "mov %%"R"ax, %c[cr2](%0) \n\t"
3301
3302                 "pop  %%"R"bp; pop  %%"R"bp; pop  %%"R"dx \n\t"
3303                 "setbe %c[fail](%0) \n\t"
3304               : : "c"(vmx), "d"((unsigned long)HOST_RSP),
3305                 [launched]"i"(offsetof(struct vcpu_vmx, launched)),
3306                 [fail]"i"(offsetof(struct vcpu_vmx, fail)),
3307                 [host_rsp]"i"(offsetof(struct vcpu_vmx, host_rsp)),
3308                 [rax]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RAX])),
3309                 [rbx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RBX])),
3310                 [rcx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RCX])),
3311                 [rdx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RDX])),
3312                 [rsi]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RSI])),
3313                 [rdi]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RDI])),
3314                 [rbp]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RBP])),
3315 #ifdef CONFIG_X86_64
3316                 [r8]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R8])),
3317                 [r9]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R9])),
3318                 [r10]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R10])),
3319                 [r11]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R11])),
3320                 [r12]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R12])),
3321                 [r13]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R13])),
3322                 [r14]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R14])),
3323                 [r15]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R15])),
3324 #endif
3325                 [cr2]"i"(offsetof(struct vcpu_vmx, vcpu.arch.cr2))
3326               : "cc", "memory"
3327                 , R"bx", R"di", R"si"
3328 #ifdef CONFIG_X86_64
3329                 , "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
3330 #endif
3331               );
3332
3333         vcpu->arch.regs_avail = ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP));
3334         vcpu->arch.regs_dirty = 0;
3335
3336         vmx->idt_vectoring_info = vmcs_read32(IDT_VECTORING_INFO_FIELD);
3337         if (vmx->rmode.irq.pending)
3338                 fixup_rmode_irq(vmx);
3339
3340         vmx_update_window_states(vcpu);
3341
3342         asm("mov %0, %%ds; mov %0, %%es" : : "r"(__USER_DS));
3343         vmx->launched = 1;
3344
3345         intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
3346
3347         /* We need to handle NMIs before interrupts are enabled */
3348         if ((intr_info & INTR_INFO_INTR_TYPE_MASK) == INTR_TYPE_NMI_INTR &&
3349             (intr_info & INTR_INFO_VALID_MASK)) {
3350                 KVMTRACE_0D(NMI, vcpu, handler);
3351                 asm("int $2");
3352         }
3353
3354         vmx_complete_interrupts(vmx);
3355 }
3356
3357 #undef R
3358 #undef Q
3359
3360 static void vmx_free_vmcs(struct kvm_vcpu *vcpu)
3361 {
3362         struct vcpu_vmx *vmx = to_vmx(vcpu);
3363
3364         if (vmx->vmcs) {
3365                 vcpu_clear(vmx);
3366                 free_vmcs(vmx->vmcs);
3367                 vmx->vmcs = NULL;
3368         }
3369 }
3370
3371 static void vmx_free_vcpu(struct kvm_vcpu *vcpu)
3372 {
3373         struct vcpu_vmx *vmx = to_vmx(vcpu);
3374
3375         spin_lock(&vmx_vpid_lock);
3376         if (vmx->vpid != 0)
3377                 __clear_bit(vmx->vpid, vmx_vpid_bitmap);
3378         spin_unlock(&vmx_vpid_lock);
3379         vmx_free_vmcs(vcpu);
3380         kfree(vmx->host_msrs);
3381         kfree(vmx->guest_msrs);
3382         kvm_vcpu_uninit(vcpu);
3383         kmem_cache_free(kvm_vcpu_cache, vmx);
3384 }
3385
3386 static struct kvm_vcpu *vmx_create_vcpu(struct kvm *kvm, unsigned int id)
3387 {
3388         int err;
3389         struct vcpu_vmx *vmx = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL);
3390         int cpu;
3391
3392         if (!vmx)
3393                 return ERR_PTR(-ENOMEM);
3394
3395         allocate_vpid(vmx);
3396
3397         err = kvm_vcpu_init(&vmx->vcpu, kvm, id);
3398         if (err)
3399                 goto free_vcpu;
3400
3401         vmx->guest_msrs = kmalloc(PAGE_SIZE, GFP_KERNEL);
3402         if (!vmx->guest_msrs) {
3403                 err = -ENOMEM;
3404                 goto uninit_vcpu;
3405         }
3406
3407         vmx->host_msrs = kmalloc(PAGE_SIZE, GFP_KERNEL);
3408         if (!vmx->host_msrs)
3409                 goto free_guest_msrs;
3410
3411         vmx->vmcs = alloc_vmcs();
3412         if (!vmx->vmcs)
3413                 goto free_msrs;
3414
3415         vmcs_clear(vmx->vmcs);
3416
3417         cpu = get_cpu();
3418         vmx_vcpu_load(&vmx->vcpu, cpu);
3419         err = vmx_vcpu_setup(vmx);
3420         vmx_vcpu_put(&vmx->vcpu);
3421         put_cpu();
3422         if (err)
3423                 goto free_vmcs;
3424         if (vm_need_virtualize_apic_accesses(kvm))
3425                 if (alloc_apic_access_page(kvm) != 0)
3426                         goto free_vmcs;
3427
3428         if (vm_need_ept())
3429                 if (alloc_identity_pagetable(kvm) != 0)
3430                         goto free_vmcs;
3431
3432         return &vmx->vcpu;
3433
3434 free_vmcs:
3435         free_vmcs(vmx->vmcs);
3436 free_msrs:
3437         kfree(vmx->host_msrs);
3438 free_guest_msrs:
3439         kfree(vmx->guest_msrs);
3440 uninit_vcpu:
3441         kvm_vcpu_uninit(&vmx->vcpu);
3442 free_vcpu:
3443         kmem_cache_free(kvm_vcpu_cache, vmx);
3444         return ERR_PTR(err);
3445 }
3446
3447 static void __init vmx_check_processor_compat(void *rtn)
3448 {
3449         struct vmcs_config vmcs_conf;
3450
3451         *(int *)rtn = 0;
3452         if (setup_vmcs_config(&vmcs_conf) < 0)
3453                 *(int *)rtn = -EIO;
3454         if (memcmp(&vmcs_config, &vmcs_conf, sizeof(struct vmcs_config)) != 0) {
3455                 printk(KERN_ERR "kvm: CPU %d feature inconsistency!\n",
3456                                 smp_processor_id());
3457                 *(int *)rtn = -EIO;
3458         }
3459 }
3460
3461 static int get_ept_level(void)
3462 {
3463         return VMX_EPT_DEFAULT_GAW + 1;
3464 }
3465
3466 static struct kvm_x86_ops vmx_x86_ops = {
3467         .cpu_has_kvm_support = cpu_has_kvm_support,
3468         .disabled_by_bios = vmx_disabled_by_bios,
3469         .hardware_setup = hardware_setup,
3470         .hardware_unsetup = hardware_unsetup,
3471         .check_processor_compatibility = vmx_check_processor_compat,
3472         .hardware_enable = hardware_enable,
3473         .hardware_disable = hardware_disable,
3474         .cpu_has_accelerated_tpr = cpu_has_vmx_virtualize_apic_accesses,
3475
3476         .vcpu_create = vmx_create_vcpu,
3477         .vcpu_free = vmx_free_vcpu,
3478         .vcpu_reset = vmx_vcpu_reset,
3479
3480         .prepare_guest_switch = vmx_save_host_state,
3481         .vcpu_load = vmx_vcpu_load,
3482         .vcpu_put = vmx_vcpu_put,
3483
3484         .set_guest_debug = set_guest_debug,
3485         .guest_debug_pre = kvm_guest_debug_pre,
3486         .get_msr = vmx_get_msr,
3487         .set_msr = vmx_set_msr,
3488         .get_segment_base = vmx_get_segment_base,
3489         .get_segment = vmx_get_segment,
3490         .set_segment = vmx_set_segment,
3491         .get_cpl = vmx_get_cpl,
3492         .get_cs_db_l_bits = vmx_get_cs_db_l_bits,
3493         .decache_cr4_guest_bits = vmx_decache_cr4_guest_bits,
3494         .set_cr0 = vmx_set_cr0,
3495         .set_cr3 = vmx_set_cr3,
3496         .set_cr4 = vmx_set_cr4,
3497         .set_efer = vmx_set_efer,
3498         .get_idt = vmx_get_idt,
3499         .set_idt = vmx_set_idt,
3500         .get_gdt = vmx_get_gdt,
3501         .set_gdt = vmx_set_gdt,
3502         .cache_reg = vmx_cache_reg,
3503         .get_rflags = vmx_get_rflags,
3504         .set_rflags = vmx_set_rflags,
3505
3506         .tlb_flush = vmx_flush_tlb,
3507
3508         .run = vmx_vcpu_run,
3509         .handle_exit = kvm_handle_exit,
3510         .skip_emulated_instruction = skip_emulated_instruction,
3511         .patch_hypercall = vmx_patch_hypercall,
3512         .get_irq = vmx_get_irq,
3513         .set_irq = vmx_inject_irq,
3514         .queue_exception = vmx_queue_exception,
3515         .exception_injected = vmx_exception_injected,
3516         .inject_pending_irq = vmx_intr_assist,
3517         .inject_pending_vectors = do_interrupt_requests,
3518
3519         .set_tss_addr = vmx_set_tss_addr,
3520         .get_tdp_level = get_ept_level,
3521 };
3522
3523 static int __init vmx_init(void)
3524 {
3525         void *va;
3526         int r;
3527
3528         vmx_io_bitmap_a = alloc_page(GFP_KERNEL | __GFP_HIGHMEM);
3529         if (!vmx_io_bitmap_a)
3530                 return -ENOMEM;
3531
3532         vmx_io_bitmap_b = alloc_page(GFP_KERNEL | __GFP_HIGHMEM);
3533         if (!vmx_io_bitmap_b) {
3534                 r = -ENOMEM;
3535                 goto out;
3536         }
3537
3538         vmx_msr_bitmap = alloc_page(GFP_KERNEL | __GFP_HIGHMEM);
3539         if (!vmx_msr_bitmap) {
3540                 r = -ENOMEM;
3541                 goto out1;
3542         }
3543
3544         /*
3545          * Allow direct access to the PC debug port (it is often used for I/O
3546          * delays, but the vmexits simply slow things down).
3547          */
3548         va = kmap(vmx_io_bitmap_a);
3549         memset(va, 0xff, PAGE_SIZE);
3550         clear_bit(0x80, va);
3551         kunmap(vmx_io_bitmap_a);
3552
3553         va = kmap(vmx_io_bitmap_b);
3554         memset(va, 0xff, PAGE_SIZE);
3555         kunmap(vmx_io_bitmap_b);
3556
3557         va = kmap(vmx_msr_bitmap);
3558         memset(va, 0xff, PAGE_SIZE);
3559         kunmap(vmx_msr_bitmap);
3560
3561         set_bit(0, vmx_vpid_bitmap); /* 0 is reserved for host */
3562
3563         r = kvm_init(&vmx_x86_ops, sizeof(struct vcpu_vmx), THIS_MODULE);
3564         if (r)
3565                 goto out2;
3566
3567         vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_FS_BASE);
3568         vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_GS_BASE);
3569         vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_IA32_SYSENTER_CS);
3570         vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_IA32_SYSENTER_ESP);
3571         vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_IA32_SYSENTER_EIP);
3572
3573         if (vm_need_ept()) {
3574                 bypass_guest_pf = 0;
3575                 kvm_mmu_set_base_ptes(VMX_EPT_READABLE_MASK |
3576                         VMX_EPT_WRITABLE_MASK |
3577                         VMX_EPT_DEFAULT_MT << VMX_EPT_MT_EPTE_SHIFT |
3578                         VMX_EPT_IGMT_BIT);
3579                 kvm_mmu_set_mask_ptes(0ull, 0ull, 0ull, 0ull,
3580                                 VMX_EPT_EXECUTABLE_MASK);
3581                 kvm_enable_tdp();
3582         } else
3583                 kvm_disable_tdp();
3584
3585         if (bypass_guest_pf)
3586                 kvm_mmu_set_nonpresent_ptes(~0xffeull, 0ull);
3587
3588         ept_sync_global();
3589
3590         return 0;
3591
3592 out2:
3593         __free_page(vmx_msr_bitmap);
3594 out1:
3595         __free_page(vmx_io_bitmap_b);
3596 out:
3597         __free_page(vmx_io_bitmap_a);
3598         return r;
3599 }
3600
3601 static void __exit vmx_exit(void)
3602 {
3603         __free_page(vmx_msr_bitmap);
3604         __free_page(vmx_io_bitmap_b);
3605         __free_page(vmx_io_bitmap_a);
3606
3607         kvm_exit();
3608 }
3609
3610 module_init(vmx_init)
3611 module_exit(vmx_exit)